{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:47:09Z","timestamp":1725461229085},"publisher-location":"Boston","reference-count":5,"publisher":"Kluwer Academic Publishers","isbn-type":[{"type":"print","value":"1402081383"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/1-4020-8139-1_46","type":"book-chapter","created":{"date-parts":[[2006,3,17]],"date-time":"2006-03-17T19:15:42Z","timestamp":1142622942000},"page":"435-442","source":"Crossref","is-referenced-by-count":4,"title":["Web-Based Environment for Digital Electronics Test Tools"],"prefix":"10.1007","author":[{"given":"Eero","family":"Ivask","sequence":"first","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Andre","family":"Schneider","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"46_CR1","doi-asserted-by":"crossref","unstructured":"Niermann TM, Patel J. \u201cHITEC: A test generation package for sequential circuits\u201d, Proc. European Conf. Design Automation (EDAC), pp.214\u2013218, 1991","DOI":"10.1109\/EDAC.1991.206393"},{"issue":"3","key":"46_CR2","first-page":"213","volume":"16","author":"J. Raik","year":"2000","unstructured":"Raik J, Ubar R. \u201cFast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations.\u201d, JETTA, Kluwer Academic Publishers. Vol. 16, No. 3, pp. 213\u2013226, June, 2000","journal-title":"JETTA"},{"key":"46_CR3","doi-asserted-by":"crossref","unstructured":"Rudnick EM, Patel J, Greenstein GS. T.M. Niermann: Sequential Circuit Test Generation in a Genetic Algorithm framework. DAC., pp. 698\u2013704, 1994","DOI":"10.1145\/196244.196619"},{"key":"46_CR4","doi-asserted-by":"crossref","unstructured":"Schneider A et. al. Internet-based Collaborative Test Generation with MOSCITO. Proc. of DATE\u201902, Paris, France, March 4\u20138, 2002, pp.221\u2013226.","DOI":"10.1109\/DATE.2002.998273"},{"key":"46_CR5","first-page":"141","volume":"4","author":"R. Ubar","year":"1998","unstructured":"Ubar R. Multi-Valued Simulation of Digital Circuits with Structurally Synthesized BDDs. OPA N.V. Gordon & Breach Publ, Multiple Valued Logic, Vol.4, pp. 141\u2013157, 1998","journal-title":"Multiple Valued Logic"}],"container-title":["IFIP International Federation for Information Processing","Virtual Enterprises and Collaborative Networks"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8139-1_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T20:27:54Z","timestamp":1619555274000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8139-1_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["1402081383"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8139-1_46","relation":{},"subject":[]}}