{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T14:32:03Z","timestamp":1725460323129},"publisher-location":"Boston, MA","reference-count":15,"publisher":"Springer US","isbn-type":[{"type":"print","value":"9781402081484"},{"type":"electronic","value":"9781402081491"}],"license":[{"start":{"date-parts":[[2004,1,1]],"date-time":"2004-01-01T00:00:00Z","timestamp":1072915200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1007\/1-4020-8149-9_31","type":"book-chapter","created":{"date-parts":[[2006,2,22]],"date-time":"2006-02-22T09:53:33Z","timestamp":1140602013000},"page":"307-316","source":"Crossref","is-referenced-by-count":1,"title":["The Implications of Real-Time Behavior in Networks-on-Chip Architectures"],"prefix":"10.1007","author":[{"given":"Edgard","family":"de Faria Corr\u00eaa","sequence":"first","affiliation":[]},{"given":"Eduardo","family":"Wisnieski Basso","sequence":"additional","affiliation":[]},{"given":"Gustavo","family":"Reis Wilke","sequence":"additional","affiliation":[]},{"given":"Fl\u00e1vio","family":"Rech Wagner","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"L. Benini, and G. De Micheli. Networks on Chips: a New SOC Paradigm. IEEE Computer, Jan. 2002, pp. 70\u201378.","DOI":"10.1109\/2.976921"},{"key":"31_CR2","doi-asserted-by":"crossref","unstructured":"P. Guerrier and A. Greiner. A Generic Architecture for on-Chip Packet-Switched Interconnections. DATE\u20192000, IEEE Press, 2000. pp. 250\u2013256.","DOI":"10.1145\/343647.343776"},{"key":"31_CR3","unstructured":"S. Kumar et al. A Network on Chip Architecture and Design Methodology. IEEE Computer Society Annual Symposium on VLSI, April 2002. pp. 105\u2013112."},{"key":"31_CR4","doi-asserted-by":"crossref","unstructured":"W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. DAC\u20192001, ACM Press, 2001. pp. 684\u2013689.","DOI":"10.1145\/378239.379048"},{"key":"31_CR5","unstructured":"J. Duato et al. Interconnection Networks: an Engineering Approach. IEEE CS Press, 1997."},{"key":"31_CR6","doi-asserted-by":"crossref","unstructured":"J. Hu and R. Marculescu. Energy-Aware Mapping for Tile-based NoC Architectures Under Performance Constraints. VLSI-SoC\u20192003, IEEE Press, 2003.","DOI":"10.1145\/1119772.1119818"},{"key":"31_CR7","unstructured":"E. Bolotin et al. QNoC: QoS architecture and design process for Network on Chip. Special issue on Networks on Chip, The Journal of Systems Architecture, Dec. 2003."},{"key":"31_CR8","doi-asserted-by":"crossref","unstructured":"A. N. F. Karim et al. An Interconnect Architecture for Networking Systems on Chips. IEEE Micro, Sep.-Oct. 2002, pp.36\u201345.","DOI":"10.1109\/MM.2002.1044298"},{"key":"31_CR9","unstructured":"C. A. ZEFERINO and A. A. SUSIN, \u201cSoCIN: a Parametric and Scalable Network-on-Chip\u201d. In: Proceedings of the 16th Symposium on Integrated Circuits and Systems (SBCCI\u20192003), S\u00e3o Paulo, Brazil, Sept. 2003, IEEE CS Press, pp.169\u2013174."},{"key":"31_CR10","doi-asserted-by":"crossref","unstructured":"W. J. Dally and C. L. Seitz. The Torus Routing Chip. Journal of Distributed Computing, Oct. 1986. pp. 187\u2013196.","DOI":"10.1007\/BF01660031"},{"key":"31_CR11","volume-title":"Computers and Intractability: A Guide to the Theory of NP-Completeness","author":"M.R. Garey","year":"1979","unstructured":"M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W.H. Freeman and Co., San Francisco, 1979."},{"issue":"6","key":"31_CR12","doi-asserted-by":"publisher","first-page":"1087","DOI":"10.1063\/1.1699114","volume":"21","author":"N. Metropolis","year":"1953","unstructured":"N. Metropolis et al. Equation of State Calculations by Fast Computing Machines. J. Chem. Phys., 21,6, 1953, pp. 1087\u20131092.","journal-title":"J. Chem. Phys."},{"key":"31_CR13","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"S. Kirkpatrick et al. Optimization by Simulated Annealing. Science, 220, 4598, 1983, pp. 671\u2013680.","journal-title":"Science"},{"key":"31_CR14","doi-asserted-by":"crossref","unstructured":"R. P. Dick, D. L. Rhodes and W. Wolf. TGFF: task graphs for free. Proc. Intl. Workshop on Hardware\/Software Codesign, March 1998.","DOI":"10.1145\/278241.278309"},{"key":"31_CR15","unstructured":"Blue Macaw, \n                    http:\/\/www.inf.ufrgs.br\/~renato\/bluemacaw\n                    \n                  , Apr 2004."}],"container-title":["IFIP International Federation for Information Processing","Design Methods and Applications for Distributed Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/1-4020-8149-9_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T13:42:31Z","timestamp":1558359751000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/1-4020-8149-9_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"ISBN":["9781402081484","9781402081491"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/1-4020-8149-9_31","relation":{},"ISSN":["1571-5736"],"issn-type":[{"type":"print","value":"1571-5736"}],"subject":[],"published":{"date-parts":[[2004]]}}}