{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:38:16Z","timestamp":1725471496014},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540662280"},{"type":"electronic","value":"9783540485162"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/10703040_32","type":"book-chapter","created":{"date-parts":[[2006,10,9]],"date-time":"2006-10-09T14:35:59Z","timestamp":1160404559000},"page":"425-438","source":"Crossref","is-referenced-by-count":0,"title":["New Access Order to Reduce Inter-Vector Conflicts"],"prefix":"10.1007","author":[{"given":"A. M.","family":"del Corral","sequence":"first","affiliation":[]},{"given":"J. M.","family":"Llaberia","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"32_CR1","doi-asserted-by":"crossref","unstructured":"Berry, M., et al.: Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers. Int. Journal for Supercomputer Applications (1989)","DOI":"10.1177\/109434208900300302"},{"key":"32_CR2","doi-asserted-by":"crossref","unstructured":"Cheung, T., Smith, J.E.: A Simulation Study of the CRAY X-MP Memory System. IEEE Transactions on Computers\u00a0C-35(7) (october1980)","DOI":"10.1109\/TC.1986.1676802"},{"key":"32_CR3","unstructured":"del Corral, A.M., Llaberia, J.M.: Reduce Conflicts between Vector Streams in Complex Memory Systems. CEPBA Report. DAC-UPC Report (June 1994)"},{"key":"32_CR4","unstructured":"del Corral, A.M., Llaberia, J.M.: Eliminating Conflicts between Vector Streams in Interleaved Memory Systems. CEPBA Report. DAC-UPC Report (August 1995)"},{"key":"32_CR5","doi-asserted-by":"crossref","unstructured":"del Corral, A.M., Llaberia, J.M.: Avoiding Inter-Vector-Conflicts in Complex Memory Systems. CEPBA Report, DAC-UPC Report (March 1996)","DOI":"10.1145\/237578.237641"},{"key":"32_CR6","volume-title":"CRAY X-MP and Y-MP memory performance. Parallel Computing","author":"U. Detert","year":"1991","unstructured":"Detert, U., Hofemann, G.: CRAY X-MP and Y-MP memory performance. Parallel Computing, 17 (1991)"},{"key":"32_CR7","doi-asserted-by":"crossref","unstructured":"FU, J.W.C., Patel.J.H.: Memory Reference Behavior of Compiler Optimized Programs on High Speed Architectures. In: International Conference on Parallel Processing, vol.\u00a0II (1993)","DOI":"10.1109\/ICPP.1993.114"},{"key":"32_CR8","doi-asserted-by":"crossref","unstructured":"Harper III, D.T., Jump, J.R.: Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme. IEEE Transactions on Computers\u00a0C-36(12) (December 1987)","DOI":"10.1109\/TC.1987.5009496"},{"key":"32_CR9","doi-asserted-by":"crossref","unstructured":"Harper III, D.T., Linebarger, D.A.: Conflict-free Vector Access Using a Dynamic Storage Scheme. IEEE Transactions on Computers\u00a0C-40(3) (March 1991)","DOI":"10.1109\/12.76404"},{"key":"32_CR10","doi-asserted-by":"crossref","unstructured":"Harper III, D.T., Jump, J.R.: Vector Access Performance in Parallel Memories Using a Skewed Storage Scheme. IEEE Transactions on Computers\u00a0C-36(12) (December 1987)","DOI":"10.1109\/TC.1987.5009496"},{"key":"32_CR11","volume-title":"Computer Architecture. A Quantitative Approach","author":"J.L. Hennessy","year":"1990","unstructured":"Hennessy, J.L., Patterson, D.A.: Computer Architecture. A Quantitative Approach. Morgan Kaufmann Publishers, inc., San Francisco (1990)"},{"key":"32_CR12","unstructured":"Hockney, R.W., Jesshope, C.R.: Parallel Computers 2. Adam Hilger (1988)"},{"key":"32_CR13","doi-asserted-by":"crossref","unstructured":"Kitai, K., Isobre, T., Sakakibara, T., Yazawa, S., Tamaki, Y., Tanaka, T., Ishii, K.: Distributed Storage Control Unit for the Hitachi S-3800 Multivector Supercomputer. In: Int. Conference on Supercomputing (1994)","DOI":"10.1145\/181181.181183"},{"key":"32_CR14","doi-asserted-by":"crossref","unstructured":"Kurian, L., Choi, B., Hulina, P.T., Coroor, L.D.: Module Partitioning and Interleaved Data Placement Schemes to Reduce Conflicts in Interleaved Memories. In: International Conference on Parallel Processing, vol.\u00a01 (1994)","DOI":"10.1109\/ICPP.1994.130"},{"key":"32_CR15","doi-asserted-by":"crossref","unstructured":"Lee, D.L.: Prime-way Interleaved Memory. In: International Conference on Parallel Processing, vol.\u00a0I (1993)","DOI":"10.1109\/ICPP.1993.152"},{"key":"32_CR16","doi-asserted-by":"crossref","unstructured":"Oed, W., Lange, O.: On the Effective Bandwidth of Interleaved Memories in Vector Processor Systems. IEEE Transactions on Computers\u00a0C-34(10) (October 1985)","DOI":"10.1109\/TC.1985.6312199"},{"key":"32_CR17","doi-asserted-by":"crossref","unstructured":"Raghavan, R., Hayes, J.: Reducing Interference Among Vector Accesses in Interleaved Memories. IEEE Transactions on Computers\u00a042(4) (April 1993)","DOI":"10.1109\/12.214693"},{"key":"32_CR18","doi-asserted-by":"crossref","unstructured":"Raghavan, R., Hayes, J.P.: On Randomly Interleaved Memories. In: Proceedings of the Supercomputing 1990 (November 1990)","DOI":"10.1109\/SUPERC.1990.130001"},{"key":"32_CR19","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Taylor, W.R.: Accurate Modelling of Interconnection Networks. In: Int. Conference on Supercomputing, pp. 264\u2013273 (1991)","DOI":"10.1145\/109025.109091"},{"key":"32_CR20","doi-asserted-by":"crossref","unstructured":"Smith, J.E., Hsu, W.C., Hsiung, C.: Future General Purpose Supercomputer Architectures. In: Proc. Supercomputing 1990 (1990)","DOI":"10.1109\/SUPERC.1990.130103"},{"key":"32_CR21","doi-asserted-by":"crossref","unstructured":"Torrellas, J., Zhang, Z.: The Performance of Cedar Multistage Switching Network. In: Proceeding of the Supercomputing 1994 (November 1994)","DOI":"10.1145\/602770.602816"},{"key":"32_CR22","doi-asserted-by":"crossref","unstructured":"Valero, M., Lang, T., Llaberia, J.M., Peiron, M., Ayguade, E., Navarro, J.J.: Increasing the Number of Strides for Conflict-free Vector Access. In: Int. Symp. on Comp. Architecture (1992)","DOI":"10.1145\/139669.140400"}],"container-title":["Lecture Notes in Computer Science","Vector and Parallel Processing \u2013 VECPAR\u201998"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/10703040_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,9]],"date-time":"2023-05-09T03:45:28Z","timestamp":1683603928000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/10703040_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540662280","9783540485162"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/10703040_32","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}