{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:36:56Z","timestamp":1725471416147},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540658375"},{"type":"electronic","value":"9783540489177"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[1999]]},"DOI":"10.1007\/10704703_13","type":"book-chapter","created":{"date-parts":[[2006,10,9]],"date-time":"2006-10-09T14:05:39Z","timestamp":1160402739000},"page":"162-170","source":"Crossref","is-referenced-by-count":1,"title":["Test Pattern Generation under Low Power Constraints"],"prefix":"10.1007","author":[{"given":"Fulvio","family":"Corno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maurizio","family":"Rebaudengo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massimo","family":"Violante","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Corno, F., Rebaudengo, M., Reorda, M.S.: Experiences in the Use of Evolutionary Techniques for Testing Digital Circuits\u201d, Invited Paper, Applications and Science of Neural Networks, Fuzzy Systems, and Evolutionary Computation. In: Bosacchi, B., Fogel, D., Bezdek, J. (eds.) Proceedings of SPIE, vol.\u00a03455, pp. 128\u2013139 (1998)","DOI":"10.1117\/12.326704"},{"key":"13_CR2","volume-title":"Digital systems testing and testable design","author":"M. Abramovici","year":"1990","unstructured":"Abramovici, M., Breuer, M.A., Friedman, A.D.: Digital systems testing and testable design. Computer Science Press, New York (1990)"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Zorian, Y.: A Distributed BIST Control Scheme for Complex VLSI Devices. In: IEEE 11th VLSI Test Symposium, pp. 4\u20139 (1993)","DOI":"10.1109\/VTEST.1993.313316"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Wang, S., Gupta, S.K.: ATPG for Heat Dissipation Minimization during Scan Testing. In: IEEE Design Automation Conference, pp. 614\u2013619 (1997)","DOI":"10.1145\/266021.266298"},{"key":"13_CR5","unstructured":"Silva, J., Monteiro, J., Sakallah, K.A.: Test Pattern Generation for Circuit Using Power Managment Techniques. In: IEEE European Test Workshop (1997)"},{"key":"13_CR6","unstructured":"Costa, J., Flores, P., Neto, H., Monteiro, J., Marques Silva, J.P.: Power Reduction in BIST by Exploiting Don\u2019t Cares in Test Patterns. In: IEEE Internation Workshop on Logic Synthesis (1998)"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Girard, P., Landrault, C., Pravossoudovitch, S., Severac, D.: Reducing Power Consumption during Test Application by Test Vector Ordering. In: IEEE International Symposium on Circuits And Systems (1998)","DOI":"10.1049\/el:19971225"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Corno, F., Prinetto, P., Rebaudengo, M., Reorda, M.S.: A Test Pattern Generation methodology for low power consumption. In: IEEE 16th IEEE VLSI Test Symposium, pp. 453\u2013457 (1998)","DOI":"10.1109\/VTEST.1998.670912"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Corno, F., Rebaudengo, M., Reorda, M.S., Violante, M.: Transformation-based Peak Power Reduction for Test Sequences. In: to be presented at IEEE Alessandro Volta Memorial Workshop on Low Power Design (1999)","DOI":"10.1109\/LPD.1999.750406"},{"issue":"9","key":"13_CR10","doi-asserted-by":"publisher","first-page":"75","DOI":"10.1109\/6.535398","volume":"33","author":"P.C. Li","year":"1996","unstructured":"Li, P.C., Young, T.K.: Electromigrations: The Time Bomb in Deep-Submicron ICs. IEEE Spectrum\u00a033(9), 75\u201378 (1996)","journal-title":"IEEE Spectrum"},{"key":"13_CR11","unstructured":"Chakravarty, S., Dabholkar, V.: Minimizing Power Dissipation in Scan Circuits During Test Application. In: IEEE Workshop on Low Power Design, pp. 51\u201356 (1994)"},{"issue":"2","key":"13_CR12","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1109\/12.663775","volume":"47","author":"S. Wang","year":"1998","unstructured":"Wang, S., Gupta, S.: ATPG for Heat Dissipation Minimization During Test Application. IEEE Trans. on Computers\u00a047(2), 256\u2013262 (1998)","journal-title":"IEEE Trans. on Computers"},{"issue":"1","key":"13_CR13","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/225871.225877","volume":"1","author":"M. Pedram","year":"1996","unstructured":"Pedram, M.: Power Minimization in IC Design: Principles and Applications. ACM Transaction on Design Automation of Electronic Systems\u00a01(1), 3\u201356 (1996)","journal-title":"ACM Transaction on Design Automation of Electronic Systems"},{"issue":"8","key":"13_CR14","doi-asserted-by":"publisher","first-page":"943","DOI":"10.1109\/43.511578","volume":"15","author":"F. Corno","year":"1996","unstructured":"Corno, F., Prinetto, P., Rebaudengo, M., Reorda, M.S.: GATTO: a Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits. IEEE Transactions on Computer Aided Design\u00a015(8), 943\u2013951 (1996)","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"13_CR15","doi-asserted-by":"crossref","unstructured":"Brglez, F., Bryant, D., Kozminski, K.: Combinational profiles of sequential benchmark circuits. In: Proc. Int. Symp. on Circuits And Systems, pp. 1929\u20131934 (1989)","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Salz, A., Horowitz, M.: Irsim: An incremental mos swith-level simulator. In: Design Automation Conference, pp. 173\u2013178 (1989)","DOI":"10.1145\/74382.74412"}],"container-title":["Lecture Notes in Computer Science","Evolutionary Image Analysis, Signal Processing and Telecommunications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/10704703_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,21]],"date-time":"2019-04-21T11:14:53Z","timestamp":1555845293000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/10704703_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1999]]},"ISBN":["9783540658375","9783540489177"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/10704703_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[1999]]}}}