{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T05:07:15Z","timestamp":1736917635564,"version":"3.33.0"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540678229"},{"type":"electronic","value":"9783540449317"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/10720123_12","type":"book-chapter","created":{"date-parts":[[2007,2,26]],"date-time":"2007-02-26T12:55:37Z","timestamp":1172494537000},"page":"127-141","source":"Crossref","is-referenced-by-count":2,"title":["Parallel Processor Array for Tomographic Reconstruction Algorithms"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Schmitt","sequence":"first","affiliation":[]},{"given":"Dirk","family":"Fimmel","sequence":"additional","affiliation":[]},{"given":"Mathias","family":"Kortke","sequence":"additional","affiliation":[]},{"given":"Renate","family":"Merker","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Baltus, D., Allen, J.: Efficient exploration of nonuniform space-time transformations for optimal systolic array aynthesis. In: Dadda, L., Wah, B. (eds.) Application Specific Array Processors, pp. 428\u2013441 (1993)","DOI":"10.1109\/ASAP.1993.397164"},{"key":"12_CR2","doi-asserted-by":"crossref","first-page":"2722","DOI":"10.1063\/1.1729798","volume":"34","author":"A.M. Cormack","year":"1963","unstructured":"Cormack, A.M.: Representation of a function by its line integrals, with some radiological applications. J. Appl. Phys.\u00a034, 2722\u20132733 (1963)","journal-title":"J. Appl. Phys."},{"issue":"1","key":"12_CR3","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/43.739055","volume":"18","author":"U. Eckhardt","year":"1999","unstructured":"Eckhardt, U., Merker, R.: Hierarchical algorithm partitioning at system level for an improved utilization of memory structures. IEEE Transactions on CAD\u00a018(1), 14\u201324 (1999)","journal-title":"IEEE Transactions on CAD"},{"key":"12_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1018","DOI":"10.1007\/BFb0057962","volume-title":"Euro-Par\u201998 Parallel Processing","author":"D. Fimmel","year":"1998","unstructured":"Fimmel, D., Merker, R.: Design of processor arrays for real-time applications. In: Pritchard, D., Reeve, J.S. (eds.) Euro-Par 1998. LNCS, vol.\u00a01470, pp. 1018\u20131028. Springer, Heidelberg (1998)"},{"issue":"3-4","key":"12_CR5","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1016\/S0141-9331(98)00074-X","volume":"22","author":"D. Fimmel","year":"1998","unstructured":"Fimmel, D., Merker, R.: Determination of processor allocation in the design of processor arrays. Microprocessors and Microsystems\u00a022(3-4), 149\u2013155 (1998)","journal-title":"Microprocessors and Microsystems"},{"key":"12_CR6","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/TNS.1974.6499238","volume":"NS-21","author":"R. Gordon","year":"1974","unstructured":"Gordon, R.: A tutorial on ART (algebraic reconstruction techniques). IEEE Trans. on Nucl. Sc.\u00a0NS-21, 78\u201393 (1974)","journal-title":"IEEE Trans. on Nucl. Sc."},{"key":"12_CR7","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1007\/978-1-4615-3242-2_4","volume-title":"Application-Driven Architecture Synthesis","author":"P. Held","year":"1993","unstructured":"Held, P., Dewilde, P., Deprettere, E.F., Willage, P.: Hifi: From parallel algorithm to fixed-size vlsi prozessor array. In: Cathoor, F., Svensson, L. (eds.) Application-Driven Architecture Synthesis, pp. 71\u201394. Kluwer Academic Publishers, Dordrecht (1993)"},{"key":"12_CR8","doi-asserted-by":"publisher","first-page":"1016","DOI":"10.1259\/0007-1285-46-552-1016","volume":"46","author":"G. Hounsfield","year":"1973","unstructured":"Hounsfield, G.: Computerized transverse axial scanning (tomography): part 1. description of system. Br. J. Radiol.\u00a046, 1016\u20131022 (1973)","journal-title":"Br. J. Radiol."},{"key":"12_CR9","first-page":"14","volume":"28","author":"K. Wayne","year":"1993","unstructured":"Wayne, K., Agi, I., Hurst, P.J.: An image processing IC for backprojection and spatial histogramming in a pipelined array. IEEE J. of Solid-State Circuits\u00a028, 14\u201323 (1993)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"12_CR10","volume-title":"Principles of Computerized Tomographic Imaging","author":"A.C. Kak","year":"1988","unstructured":"Kak, A.C., Slaney, M.: Principles of Computerized Tomographic Imaging. IEEE Press, Los Alamitos (1988)"},{"issue":"3","key":"12_CR11","doi-asserted-by":"publisher","first-page":"563","DOI":"10.1145\/321406.321418","volume":"14","author":"R.M. Karp","year":"1967","unstructured":"Karp, R.M., Miller, R.E., Winograd, S.: The organisation of computations for uniform recurrence equations. JACM\u00a014(3), 563\u2013590 (1967)","journal-title":"JACM"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Kortke, M., Fimmel, D., Merker, R.: Parallelization of algorithms for a system of digital signal processors. In: EUROMICRO Workshop on Digital System Design 1999, Milan, pp. 46\u201350 (1999)","DOI":"10.1109\/EURMIC.1999.794444"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Lamport, L.: Parallel execution of do loops. Communication of ACM\u00a02(17) (1974)","DOI":"10.1145\/360827.360844"},{"key":"12_CR14","unstructured":"Leverge, H., Mauras, C., Quinton, P.: A language-oriented approach to the design of systolic chips. In: Deprettere, E.F., van der Veen, A.-J. (eds.) Algorithms and Parallel VLSI-Architectures, vol.\u00a0A, pp. 309\u2013327. Elsevier Science Publishers B.V., Amsterdam (1991)"},{"key":"12_CR15","series-title":"Lecture Notes in Computer Science","first-page":"3","volume-title":"Computer Aided Systems Theory - EUROCAST \u201997","author":"R. Merker","year":"1997","unstructured":"Merker, R., Fimmel, D., Eckhardt, U., Schreiber, H.: A system for designing parallel processor arrays. In: Pichler, F., Moreno-Diaz, R. (eds.) EUROCAST 1997. LNCS, vol.\u00a01333, pp. 3\u201312. Springer, Heidelberg (1997)"},{"key":"12_CR16","unstructured":"Quinton, P.: The systematic design of systolic arrays. Automata Networks in Computer Science, 229\u2013260. Manchester University Press (1987)"},{"key":"12_CR17","unstructured":"Radon, J.: \u00dcber die Bestimmung von Funktionen durch ihre Integralwerte l\u00e4ngs ge-wisser Mannigfaltigkeiten. Bericht der S\u00e4chsischen Akademie der Wissenschaften\u00a069, 262\u2013277 (1917)"},{"key":"12_CR18","unstructured":"Raman, P.V.R., Kriz, R.D. (Chair), Abbott, A.L.: Parallel implementation of the filtered back projection for tomographic imaging. Master\u2019s thesis, Dept. Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg, Virginia (January 1995)"},{"key":"12_CR19","unstructured":"Rao, S.K.: Regular Iterative Algorithms and their Implementations on Processor Arrays. PhD thesis, Stanford U. (1985)"},{"key":"12_CR20","unstructured":"Roychowdhury, V., Thiele, L., Rao, S.K., Kailath, T.: On the Localization of Algorithms for VLSI Processor Arrays. In: VLSI Signal Processing III, New York, pp. 459\u2013470 (1989)"},{"key":"12_CR21","unstructured":"Teich, J.: A Compiler for Application-Specific Processor Arrays. PhD thesis, University of Saarland, Verlag Shaker, Aachen (1993)"},{"issue":"2","key":"12_CR22","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1016\/0167-9260(93)90013-3","volume":"14","author":"J. Teich","year":"1993","unstructured":"Teich, J., Thiele, L.: Partitioning of processor arrays: a piecewise regular approach. INTEGRATION, the VLSI Journal\u00a014(2), 297\u2013332 (1993)","journal-title":"INTEGRATION, the VLSI Journal"},{"key":"12_CR23","unstructured":"Texas Instruments. TMS320C4x User\u2019s Guide (1991)"},{"key":"12_CR24","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/978-1-4615-3506-5_4","volume-title":"Computer Systems and Software Engenieering","author":"L. Thiele","year":"1992","unstructured":"Thiele, L.: Compiler techniques for massive parallel architectures. In: Dewilde, P., Vandewalle, J. (eds.) Computer Systems and Software Engenieering, pp. 101\u2013149. Kluwer Academic Publishers, Dordrecht (1992)"},{"key":"12_CR25","doi-asserted-by":"crossref","unstructured":"Thiele, L.: Resource constraint scheduling of uniform algorithms. In: Dadda, L., Wah, B. (eds.) Proc. Application-Specific Array Processors 1993, pp. 29\u201340 (1993)","DOI":"10.1109\/ASAP.1993.397118"},{"key":"12_CR26","unstructured":"Transtech Parallel Systems Ltd. VME TIM-40 Motherboard Manual, TDM407 User Guide, TDM442 Manual (1996)"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Systems Theory - EUROCAST\u201999"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/10720123_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,14]],"date-time":"2025-01-14T05:34:37Z","timestamp":1736832877000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/10720123_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540678229","9783540449317"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/10720123_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]}}}