{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:31:03Z","timestamp":1761323463161,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540677703"},{"type":"electronic","value":"9783540450474"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2000]]},"DOI":"10.1007\/10722167_12","type":"book-chapter","created":{"date-parts":[[2006,12,30]],"date-time":"2006-12-30T03:00:33Z","timestamp":1167447633000},"page":"113-123","source":"Crossref","is-referenced-by-count":29,"title":["Building Circuits from Relations"],"prefix":"10.1007","author":[{"given":"James H.","family":"Kukula","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas R.","family":"Shiple","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Aagaard, M., Jones, R., Seger, C.-J.: FormalVerification Using Parametric Representation of Boolean Constraints. In: Proc. of the Design Automation Conf., June 1999, pp. 402\u2013407 (1999)","DOI":"10.1145\/309847.309968"},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"93","DOI":"10.1007\/BF01383945","volume":"1","author":"P. Ashar","year":"1993","unstructured":"Ashar, P., Devadas, S., Keutzer, K.: Gate-delay-fault Testability Properties of Multiplexor- Based Networks. Formal Methods in System Design\u00a01, 93\u2013112 (1993)","journal-title":"Formal Methods in System Design"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Bertacco, V., Damiani, M., Quer, S.: Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits. In: Proc. of the Design Automation Conf., June 1999, pp. 391\u2013396 (1999)","DOI":"10.1145\/309847.309966"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic Model Checking without BDDs. Tools and Algorithms for the Analysis and Construction of Systems (1999)","DOI":"10.21236\/ADA360973"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Boppana, V., Rajan, S., Takayama, K., Fujita, M.: Model Checking Based on Sequential ATPG. In: Proc. of the Computer Aided Verification Conf., July 1999, pp. 418\u2013430 (1999)","DOI":"10.1007\/3-540-48683-6_36"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Brace, K., Rudell, R., Bryant, R.: Efficient Implementation of a BDD Package. In: Proc. of the Design Automation Conf., June 1990, pp. 40\u201345 (1990)","DOI":"10.1145\/123186.123222"},{"key":"12_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2078-5","volume-title":"Boolean Reasoning","author":"F.M. Brown","year":"1990","unstructured":"Brown, F.M.: Boolean Reasoning. Kluwer, Dordrecht (1990)"},{"key":"12_CR8","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. Bryant","year":"1986","unstructured":"Bryant, R.: Graph BasedAlgorithms for Boolean Function Manipulation. IEEE Transactions on Computers\u00a0C-35, 677\u2013691 (1986)","journal-title":"IEEE Transactions on Computers"},{"key":"12_CR9","doi-asserted-by":"publisher","first-page":"1197","DOI":"10.1109\/12.324545","volume":"43","author":"J. Gergov","year":"1994","unstructured":"Gergov, J., Meinel, C.: Efficient Boolean Manipulation with OBDD\u2019s Can Be Extended to FBDD\u2019s. IEEE Transactions on Computers\u00a043, 1197\u20131209 (1994)","journal-title":"IEEE Transactions on Computers"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"G\u00fcnther, W., Dreschler, R.: Minimization of Free BDDs. In: Proc. Asia and South Pacific Design Automation Conference (January 1999)","DOI":"10.1109\/ASPDAC.1999.760024"},{"key":"12_CR11","unstructured":"Ishiura, N., Sawada, H., Yajima, S.: Minimization of Binary Decision Diagrams Based on Exchanges ofVariables. In: Proc. Intl. Conf. on Computer-Aided Design, pp. 472\u2013475 (November 1991)"},{"key":"12_CR12","doi-asserted-by":"publisher","first-page":"1005","DOI":"10.1109\/43.298036","volume":"13","author":"P. Jain","year":"1994","unstructured":"Jain, P., Gopalakrishnan, G.: Efficient Symbolic Simulation-Based Verification Using the Parametric Form of Boolean Expressions. IEEE Transactions on Computer-Aided Design\u00a013, 1005\u20131015 (1994)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Kukula, J., Shiple, T., Aziz, A.: Techniques for Implicit State Enumeration of EFSMs. In: Proc. of the Formal Methods in CAD Conf., November 1998, pp. 469\u2013482 (1998)","DOI":"10.1007\/3-540-49519-3_30"},{"key":"12_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3190-6","volume-title":"Symbolic Model Checking","author":"K. McMillan","year":"1993","unstructured":"McMillan, K.: Symbolic Model Checking. Kluwer, Dordrecht (1993)"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Namjoshi, K., Kurshan, R.: Efficient Analysis of Cyclic Definitions. In: Proc. of the Computer Aided Verification Conf., July 1999, pp. 394\u2013405 (1999)","DOI":"10.1007\/3-540-48683-6_34"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Rudell, R.: Dynamic Variable Ordering for Ordered Binary Decision Diagrams. In: Proc. Intl. Conf. on Computer-Aided Design, November 1993, pp. 42\u201347 (1993)","DOI":"10.1109\/ICCAD.1993.580029"},{"key":"12_CR17","unstructured":"Shiple, T.: Formal Analysis of Synchronous Circuits. PhD Diss., Univ. Calif. Berkeley (1996)"},{"key":"12_CR18","doi-asserted-by":"publisher","first-page":"732","DOI":"10.1109\/43.503942","volume":"15","author":"Y. Watanabe","year":"1996","unstructured":"Watanabe, Y., Guerra, L., Brayton, R.: Permissible Functions for Multioutput Components in Combinational Logic Optimization. IEEE Transactions on Computer-Aided Design\u00a015, 732\u2013744 (1996)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"12_CR19","doi-asserted-by":"crossref","unstructured":"Yuan, J., Shultz, K., Pixley, C., Miller, H., Aziz, A.: Modeling Design Constraints and Biasing in Simulation Using BDDs. In: Proc. Intl. Conf. on Computer-Aided Design, Novemeber 1999, pp. 584\u2013589 (1999)","DOI":"10.1109\/ICCAD.1999.810715"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/10722167_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,12]],"date-time":"2025-01-12T19:06:32Z","timestamp":1736708792000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/10722167_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2000]]},"ISBN":["9783540677703","9783540450474"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/10722167_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2000]]}}}