{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T22:10:32Z","timestamp":1740262232831,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":25,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540257233"},{"type":"electronic","value":"9783540320197"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11408901_24","type":"book-chapter","created":{"date-parts":[[2010,7,13]],"date-time":"2010-07-13T13:04:14Z","timestamp":1279026254000},"page":"318-331","source":"Crossref","is-referenced-by-count":0,"title":["Deterministic Test Vector Compression \/ Decompression Using an Embedded Processor"],"prefix":"10.1007","author":[{"given":"Maciej","family":"Bellos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Nikolos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Zorian, Y.: Test Requirements for Embedded Core-Based Systems and IEEE P1500. In: Proc. Intl. Test Conf., pp. 191\u2013199 (1996)","DOI":"10.1109\/TEST.1997.639613"},{"key":"24_CR2","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1023\/A:1008384201996","volume":"15","author":"V. Iyengar","year":"1999","unstructured":"Iyengar, V., Chakrabarty, K., Murray, B.T.: Deterministic Built-In Self Test of Sequential Circuits Using Precomputed Test Sets. Journal of Electronic Testing: Theory and Applications (JETTA)\u00a015, 97\u2013114 (1999)","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Jas, A., Ghosh-Dastidar, J., Touba, N.A.: Scan Vector Compression \/ Decompression Using Statistical Coding. In: Proc. IEEE VLSI Test Symp., pp. 114\u2013120 (1999)","DOI":"10.1109\/VTEST.1999.766654"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Jas, A., Touba, N.A.: Test Vector Decompression Via Cyclical Scan Chains and Its Application to Testing Core-Based Designs. In: Proc. Intl. Test Conf., pp. 458\u2013464 (1998)","DOI":"10.1109\/TEST.1998.743186"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Chandra, A., Chakravarty, K.: Test Data Compression for System-on-a-Chip Using Golomb Codes. In: Proc. VLSI Test Symp., pp. 113\u2013120 (2000)","DOI":"10.1109\/VTEST.2000.843834"},{"issue":"3","key":"24_CR6","doi-asserted-by":"crossref","first-page":"355","DOI":"10.1109\/43.913754","volume":"20","author":"A. Chandra","year":"2001","unstructured":"Chandra, A., Chakravarty, K.: System-on-a-Chip Test Data Compression and Decompression Architectures Based on Golomb Codes. IEEE Trans. on CAD\u00a020(3), 355\u2013368 (2001)","journal-title":"IEEE Trans. on CAD"},{"issue":"6","key":"24_CR7","doi-asserted-by":"crossref","first-page":"797","DOI":"10.1109\/TCAD.2003.811452","volume":"22","author":"A. Jas","year":"2003","unstructured":"Jas, A., Ghosh-Dastidar, J., Ng, M.-E., Touba, N.A.: An Efficient Test Vector Compression Scheme Using Selective Huffman Coding. IEEE Trans. on CAD\u00a022(6), 797\u2013806 (2003)","journal-title":"IEEE Trans. on CAD"},{"issue":"8","key":"24_CR8","doi-asserted-by":"publisher","first-page":"1076","DOI":"10.1109\/TC.2003.1223641","volume":"52","author":"A. Chandra","year":"2003","unstructured":"Chandra, A., Chakravarty, K.: Test Data Compression and Test Resource Partitioning for System-on-a-Chip Using Frequency-Directed Run-Length (FDR) Codes. IEEE Trans. on Computers\u00a052(8), 1076\u20131088 (2003)","journal-title":"IEEE Trans. on Computers"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"Gonciari, P., Al-Hashimi, B.M., Nicolici, N.: Improving Compression Ratio, Area Overhead, and Test Application Time for Systems-on-a-Chip Test Data Compression\/ Decompression. In: Proc. Design, Automation and Test in Europe (DATE), pp. 604\u2013611 (2002)","DOI":"10.1109\/DATE.2002.998363"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"Krishna, C.V., Touba, N.A.: Reducing Test Data Volume Using LFSR Reseeding with Seed Compression. In: Proc. Intl. Test Conf., pp. 321\u2013330 (2002)","DOI":"10.1109\/TEST.2002.1041775"},{"issue":"11","key":"24_CR11","doi-asserted-by":"publisher","first-page":"1480","DOI":"10.1109\/TC.2003.1244945","volume":"52","author":"I. Bayraktaroglu","year":"2003","unstructured":"Bayraktaroglu, I., Orailoglu, A.: Concurrent Application of Compaction and Compression for Test Time and Data Volume Reduction in Scan Designs. IEEE Trans. on Computers\u00a052(11), 1480\u20131489 (2003)","journal-title":"IEEE Trans. on Computers"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Koenemann, B., Barnhart, C., Keller, B., Snethen, T., Farnsworth, O., Wheater, D.: A SmartBIST Variant with Guaranteed Encoding. In: Proc. Asian Test Symp., pp. 325\u2013330 (2001)","DOI":"10.1109\/ATS.2001.990304"},{"issue":"4","key":"24_CR13","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1109\/TCAD.2004.826558","volume":"23","author":"J. Rajski","year":"2004","unstructured":"Rajski, J., Tyszer, J., Kassab, M., Mukherjee, N.: Embedded Deterministic Test. IEEE Trans. on CAD\u00a023(4), 776\u2013792 (2004)","journal-title":"IEEE Trans. on CAD"},{"key":"24_CR14","unstructured":"Saxena, J., Ploicke, P., Cyr, K., Benavides, A., Malpass, M.: Test Strategy for TI\u2019s TMS320AV7100 Device. In: IEEE Intl. Workshop on Testing Embedded Core-Based Systems (1998)"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Rajsuman, R.: Testing a System-On-a-Chip with Embedded Microprocessor. In: Proc. Intl. Test Conf., pp. 418\u2013423 (1999)","DOI":"10.1109\/TEST.1999.805773"},{"key":"24_CR16","doi-asserted-by":"crossref","unstructured":"Hellebrand, S., Wunderlich, H.-J., Hertwig, A.: Mixed-Mode BIST Using Embedded Processors. In: Proc. Intl. Test Conf., pp. 195\u2013204 (1996)","DOI":"10.1109\/TEST.1996.556962"},{"key":"24_CR17","doi-asserted-by":"crossref","unstructured":"Dorsch, R., Wunderlich, H.-J.: Accumulator Based Deterministic BIST. In: Proc. Intl. Test Conf., pp. 412\u2013421 (1998)","DOI":"10.1109\/TEST.1998.743181"},{"key":"24_CR18","doi-asserted-by":"crossref","unstructured":"Papachristou, C.A., Martin, F., Nourani, M.: Microprocessor Based Testing for Core-Based System on Chip. In: Proc. 36th Design Automation Conf., pp. 586\u2013591 (1999)","DOI":"10.1145\/309847.310004"},{"issue":"4\/5","key":"24_CR19","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1023\/A:1016505926570","volume":"18","author":"A. Jas","year":"2002","unstructured":"Jas, A., Touba, N.A.: Deterministic Test Vector Compression\/ Decompression for Systems-on-a-Chip Using an Embedded Processor. Journal of Electronic Testing: Theory and Applications (JETTA)\u00a018(4\/5), 503\u2013514 (2002)","journal-title":"Journal of Electronic Testing: Theory and Applications (JETTA)"},{"key":"24_CR20","doi-asserted-by":"crossref","unstructured":"Sinanoglu, O., Bayaktaroglu, I., Orailoglu, A.: Scan Power Reduction Through Test Data Transition Frequency Analysis. In: Proc. of the Intl. Test Conf., pp. 844\u2013850 (2002)","DOI":"10.1109\/TEST.2002.1041838"},{"key":"24_CR21","doi-asserted-by":"crossref","unstructured":"Bonhomme, Y., Girard, P., Landrault, C., Pravossoudovitch, S.: Power Driven Chaining of Flip-flops in Scan Architectures. In: Proc. of the Intl. Test Conf., pp. 796\u2013802 (2002)","DOI":"10.1109\/TEST.2002.1041833"},{"key":"24_CR22","doi-asserted-by":"crossref","unstructured":"Bonhomme, Y., Girard, P., Guiller, L., Landrault, C., Pravossoudovitch, S.: Efficient Scan Chain Design for Power Minimization During Scan Testing Under Routing Constraint. In: Proc. Intl. Test Conf., pp. 488\u2013493 (2003)","DOI":"10.1109\/TEST.2003.1270874"},{"key":"24_CR23","doi-asserted-by":"crossref","unstructured":"Bellos, M., Bakalis, D., Nikolos, D.: Scan Cell Ordering for Low Power BIST. In: Proc. of IEEE ISVLSI 2004, pp. 281\u2013284 (2004)","DOI":"10.1109\/ISVLSI.2004.1339558"},{"key":"24_CR24","unstructured":"Lee, H.K., Ha, D.S.: ATALANTA: An efficient ATPG for combinational circuits., Dept. of Elect. Eng., Virginia Polytechnic Inst. and State Univ., Blacksburg, VA, USA, Tech. Rep. 93-12 (1993)"},{"key":"24_CR25","doi-asserted-by":"crossref","unstructured":"Hamzaoglu, I., Patel, J.H.: Test Set Compaction Algorithms for Combinational Circuits. In: Proc. ICCD 1998, pp. 283\u2013289 (1998)","DOI":"10.1145\/288548.288615"}],"container-title":["Lecture Notes in Computer Science","Dependable Computing - EDCC 5"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11408901_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T21:42:02Z","timestamp":1740260522000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11408901_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540257233","9783540320197"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/11408901_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}