{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:19:30Z","timestamp":1725574770414},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540262084"},{"type":"electronic","value":"9783540321064"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11494669_57","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T09:48:09Z","timestamp":1294912089000},"page":"463-470","source":"Crossref","is-referenced-by-count":2,"title":["Smart Sensing with Adaptive Analog Circuits"],"prefix":"10.1007","author":[{"given":"Guillermo","family":"Zatorre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicol\u00e1s","family":"Medrano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santiago","family":"Celma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bonifacio","family":"Mart\u00edn-del-Br\u00edo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Bono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"57_CR1","volume-title":"Adaptive Analog VLSI Neural Systems","author":"M. Jabri","year":"1990","unstructured":"Jabri, M., Coggins, R.J., Flower, B.G.: Adaptive Analog VLSI Neural Systems. Chapman & Hall, Boca Raton (1990)"},{"key":"57_CR2","unstructured":"Toumazou, C., Lidgey, F.J., Haigh, D.G.: Analogue IC Design: The Current-Mode Approach. IEE Circuits and Systems Series\u00a02 (1990)"},{"key":"57_CR3","doi-asserted-by":"crossref","unstructured":"Lajusticia, C., Medrano, N., Zatorre, G., Martin, B.: Applying Non-Ideal Mixed Analog-Digital Multipliers in Electronic Processing Circuits Based on Neural Networks. In: Proc. 2003 IEEE Conference on Emerging Technologies and Factory Automation, ETFA, vol.\u00a02, pp. 362\u2013367 (2003)","DOI":"10.1109\/ETFA.2003.1248722"},{"key":"57_CR4","unstructured":"Medrano, N., Mart\u00edn, B.: A sensor conditioning method for microprocessor based applications. In: XVIII Design of Circuits and Integrated Systems Conference, DCIS, Santander (Spain), pp. 725\u2013730 (2002)"},{"issue":"5","key":"57_CR5","doi-asserted-by":"publisher","first-page":"1187","DOI":"10.1109\/TNN.2003.816369","volume":"14","author":"M. Milev","year":"2002","unstructured":"Milev, M., Hristov, M.: Analog Implementation of ANN with Inherent Quadratic Nonlinearity of the Synapses. IEEE Trans. on Neural Networks\u00a014(5), 1187\u20131200 (2002)","journal-title":"IEEE Trans. on Neural Networks"},{"issue":"12","key":"57_CR6","doi-asserted-by":"publisher","first-page":"1730","DOI":"10.1109\/4.173099","volume":"27","author":"K. Bult","year":"1992","unstructured":"Bult, K., Geelen, G.: An Inherentialy Linear and Compact MOST-only Current Division Technique. IEEE J. Solid-State Circuits\u00a027(12), 1730\u20131735 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"57_CR7","unstructured":"Sanz, M.T., Calvo, B., Celma, S., Mor\u00e1n, C.: A Digitally Programmable VGA, IEEE Midwest Symposium on Circuits and Systems, MWSCAS, 602-605 (2001)"},{"key":"57_CR8","unstructured":"Zatorre, G., Mat\u00ednez, P.A., Aldea, C.: A New CMOS Class AB Current-Differential Amplifier, Seminario Annual de Autom\u00e1tica, Electr\u00f3nica Industrial e Instrumentaci\u00f3n, SAAEI, CD-ROM (2003)"},{"issue":"1","key":"57_CR9","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1109\/72.105429","volume":"3","author":"M. Jabri","year":"1992","unstructured":"Jabri, M., Flower, B.: Weight perturbation: An optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networks. IEEE Transactions on Neural Networks\u00a03(1), 154\u2013157 (1992)","journal-title":"IEEE Transactions on Neural Networks"},{"key":"57_CR10","doi-asserted-by":"publisher","first-page":"263","DOI":"10.1023\/A:1020717929709","volume":"33","author":"M. Valle","year":"2002","unstructured":"Valle, M.: Analog VLSI implementation of artificial neural networks with Supervised On-Chip Learning. Analog Integrated Circuits and Signal Processing\u00a033, 263\u2013287 (2002)","journal-title":"Analog Integrated Circuits and Signal Processing"}],"container-title":["Lecture Notes in Computer Science","Computational Intelligence and Bioinspired Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11494669_57.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:38:53Z","timestamp":1619491133000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11494669_57"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540262084","9783540321064"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11494669_57","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}