{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T19:10:19Z","timestamp":1740856219465,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540262084"},{"type":"electronic","value":"9783540321064"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11494669_60","type":"book-chapter","created":{"date-parts":[[2011,1,13]],"date-time":"2011-01-13T14:48:09Z","timestamp":1294930089000},"page":"486-493","source":"Crossref","is-referenced-by-count":10,"title":["Ultra Low-Power Neural Inspired Addition: When Serial Might Outperform Parallel Architectures"],"prefix":"10.1007","author":[{"given":"Valeriu","family":"Beiu","sequence":"first","affiliation":[]},{"given":"Asbj\u00f8rn","family":"Djupdal","sequence":"additional","affiliation":[]},{"given":"Snorre","family":"Aunet","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"60_CR1","unstructured":"ITRS: The International Technology Roadmap for Semiconductors (2004), http:\/\/public.itrs.net\/"},{"key":"60_CR2","doi-asserted-by":"crossref","unstructured":"Beiu, V., R\u00fcckert, U., Roy, S., Nyathi, J.: On nanoelectronic architectural challenges and solutions. In: Proc. IEEE Conference on Nanotechnology, pp. 628\u2013631 (2004)","DOI":"10.1109\/NANO.2004.1392441"},{"key":"60_CR3","doi-asserted-by":"crossref","unstructured":"Burr, J.B., Shott, J.: A 200 mV self-testing encoder\/decoder using stanford ultra-low-power CMOS. In: Proc. IEEE International Solid-State Circuits Conference, pp. 84\u201385 (1994)","DOI":"10.1109\/ISSCC.1994.344717"},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"Lande, T.S., Wisland, D.T., S\u00e6ther, T., Berg, Y.: FLOGIC-floating-gate logic for low-power operation. In: Proc. International Conference on Electronics, Circuits, and Systems, vol.\u00a02, pp. 1041\u20131044 (1996)","DOI":"10.1109\/ICECS.1996.584565"},{"key":"60_CR5","doi-asserted-by":"publisher","first-page":"1058","DOI":"10.1109\/TVLSI.2003.819573","volume":"11","author":"C.H. Kim","year":"2003","unstructured":"Kim, C.H., Soeleman, H., Roy, K.: Ultra-low-power DLMS adaptive filter for hearing aid applications. IEEE Trans. on VLSI Systems\u00a011, 1058\u20131067 (2003)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"60_CR6","doi-asserted-by":"crossref","unstructured":"Wentzloff, D.D., Calhoun, B.H., Min, R., Wang, A., Ickes, N., Chandrakasan, A.P.: Design considerations for next generation wireless power-aware microsensor nodes. In: Proc. International Conference on VLSI Design, pp. 361\u2013367 (2004)","DOI":"10.1109\/ICVD.2004.1260947"},{"key":"60_CR7","doi-asserted-by":"crossref","unstructured":"Ishibashi, K., Yamashita, T., Y, A., Minematsu, I., Fuji-moto, T.: A 9uW 50MHz 32b adder using a self-adjusted forward body bias in SoCs. In: Proc. International Solid-State Circuits Conference, vol.\u00a01, pp. 116\u2013119 (2003)","DOI":"10.1109\/ISSCC.2003.1234232"},{"key":"60_CR8","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/92.920822","volume":"9","author":"H. Soeleman","year":"2001","unstructured":"Soeleman, H., Roy, K., Paul, B.: Robust subthreshold logic for ultra-low power operation. IEEE Transactions on VLSI Systems\u00a09, 90\u201399 (2001)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"60_CR9","doi-asserted-by":"publisher","first-page":"237","DOI":"10.1109\/TED.2004.842538","volume":"52","author":"B.C. Paul","year":"2005","unstructured":"Paul, B.C., Raychowdhury, A., Roy, K.: Device optimization for digital subthreshold logic operation. IEEE Transactions on Electron Devices\u00a052, 237\u2013247 (2005)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"60_CR10","doi-asserted-by":"crossref","unstructured":"Calhoun, B.H., Wang, A., Chandrakasan, A.: Device sizing for minimum energy operation in subthreshold circuits. In: Proc. IEEE Custom Integrated Circuits Conference, pp. 95\u201398 (2004)","DOI":"10.1109\/CICC.2004.1358745"},{"key":"60_CR11","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/TNN.2003.816365","volume":"14","author":"V. Beiu","year":"2003","unstructured":"Beiu, V., Quintana, J., Avedillo, M.: VLSI impl. of threshold logic: A comprehensive survey. IEEE Transactions on Neural Networks\u00a014, 1217\u20131243 (2003)","journal-title":"IEEE Transactions on Neural Networks"},{"key":"60_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"745","DOI":"10.1007\/3-540-44989-2_89","volume-title":"Artificial Neural Networks and Neural Information Processing - ICANN\/ICONIP 2003","author":"V. Beiu","year":"2003","unstructured":"Beiu, V.: Constructive threshold logic addition: A synopsis of the last decade. In: Kaynak, O., Alpayd\u0131n, E., Oja, E., Xu, L. (eds.) ICANN 2003 and ICONIP 2003. LNCS, vol.\u00a02714, pp. 745\u2013752. Springer, Heidelberg (2003)"},{"key":"60_CR13","doi-asserted-by":"crossref","unstructured":"Celinski, P., Al-Sarawi, S., Abbott, D., Cotofana, S., Vassiliadis, S.: Logical effort based design exploration of 64-bit adders using a mixed dynamic-cmos\/threshold-logic approach. In: Proc. Annual Symposium on VLSI, pp. 127\u2013132 (2004)","DOI":"10.1109\/ISVLSI.2004.1339519"},{"key":"60_CR14","unstructured":"Aunet, S., Berg, Y., Tjore, O., N\u00e6ss, \u00d8., S\u00e6ther, T.: Four-MOSFET floating-gate UV-programmable elements for multifunction binary logic. In: Proc. Multiconference on Systemics, vol.\u00a03, pp. 141\u2013144 (2001)"},{"key":"60_CR15","doi-asserted-by":"crossref","unstructured":"Aunet, S., Oelmann, B., Abdalla, S., Berg, Y.: Reconfigurable subthreshold CMOS perceptron. In: Proc. IEEE International Joint Conference on Neural Networks, pp. 1983\u20131988 (2004)","DOI":"10.1109\/IJCNN.2004.1380919"},{"key":"60_CR16","doi-asserted-by":"crossref","unstructured":"Sulieman, M., Beiu, V.: Characterization of a 16-bit threshold logic single electron technology adder. In: Proc. International Symposium on Circuits and Systems, pp. 681\u2013684 (2004)","DOI":"10.1109\/ISCAS.2004.1328838"},{"key":"60_CR17","doi-asserted-by":"crossref","unstructured":"Beiu, V.: A novel highly reliable low-power nano architecture: When von Neumann augments Kolmogorov. In: Proc. Application-specific Systems, Architectures and Processors, pp. 167\u2013178 (2004)","DOI":"10.1109\/ASAP.2004.1342467"},{"key":"60_CR18","first-page":"42","volume":"E18-C","author":"H. Iwamura","year":"1998","unstructured":"Iwamura, H., Akazawa, M., Amemiya, Y.: Single-electron majority logic circuits. IEICE Transactions on Electronics\u00a0E18-C, 42\u201348 (1998)","journal-title":"IEICE Transactions on Electronics"},{"key":"60_CR19","doi-asserted-by":"crossref","unstructured":"Kogge, P., Stone, H.: A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Transactions on Computers, 786\u2013793 (1973)","DOI":"10.1109\/TC.1973.5009159"},{"key":"60_CR20","doi-asserted-by":"crossref","unstructured":"Cao, Y., Sato, T., Orshansky, M., Sylvester, D., Hu, C.: New paradigm of predictive MOSFET and interconnect modeling for early circuit design. In: Proc. IEEE Custom Integrated Circuits Conference, 201\u2013204 (2000), http:\/\/www-device.eecs.berkeley.edu\/~ptm","DOI":"10.1109\/CICC.2000.852648"}],"container-title":["Lecture Notes in Computer Science","Computational Intelligence and Bioinspired Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11494669_60.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T18:45:12Z","timestamp":1740854712000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11494669_60"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540262084","9783540321064"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11494669_60","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}