{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:55:48Z","timestamp":1773406548553,"version":"3.50.1"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540265573","type":"print"},{"value":"9783540318408","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11506447_9","type":"book-chapter","created":{"date-parts":[[2010,7,4]],"date-time":"2010-07-04T19:05:41Z","timestamp":1278270341000},"page":"98-112","source":"Crossref","is-referenced-by-count":33,"title":["Efficient AES Implementations on ASICs and FPGAs"],"prefix":"10.1007","author":[{"given":"Norbert","family":"Pramstaller","sequence":"first","affiliation":[]},{"given":"Stefan","family":"Mangard","sequence":"additional","affiliation":[]},{"given":"Sandra","family":"Dominikus","sequence":"additional","affiliation":[]},{"given":"Johannes","family":"Wolkerstorfer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"ARM Limited. AMBA 2.0 Specification (2001), http:\/\/www.arm.com\/armtech\/"},{"key":"9_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-3-540-45238-6_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"P. Chodowiec","year":"2003","unstructured":"Chodowiec, P., Gaj, K.: Very Compact FPGA Implementation of the AES Algorithm. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 319\u2013333. Springer, Heidelberg (2003)"},{"key":"9_CR3","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1145\/360276.360309","volume-title":"Symposium on Field Programmable Gate Arrays \u2013 FPGA 2001","author":"P. Chodowiec","year":"2001","unstructured":"Chodowiec, P., Khuon, P., Gaj, K.: Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining. In: Symposium on Field Programmable Gate Arrays \u2013 FPGA 2001, pp. 94\u2013102. ACM Press, New York (2001)"},{"key":"9_CR4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","volume-title":"The Design of Rijndael","author":"J. Daemen","year":"2002","unstructured":"Daemen, J., Rijmen, V.: The Design of Rijndael. Springer, Heidelberg (2002)"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Dandalis, A., Prasanna, V., Rolim, J.: A Comparative Study of Performance of AES Final Candidates Using FGPAs (2000), http:\/\/csrc.nist.gov\/CryptoToolkit\/aes\/round2\/conf3\/aes3agenda.html","DOI":"10.1007\/3-540-44499-8_9"},{"key":"9_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1007\/3-540-44709-1_8","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"V. Fischer","year":"2001","unstructured":"Fischer, V., Drutarovsk\u00fd, M.: Two Methods of Rijndael Implementation in Reconfigurable Hardware. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 77\u201392. Springer, Heidelberg (2001)"},{"key":"9_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P.C. Kocher","year":"1999","unstructured":"Kocher, P.C., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"9_CR8","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S. Mangard","year":"2003","unstructured":"Mangard, S., Aigner, M., Dominikus, S.: A Highly Regular and Scalable AES Hardware Architecture. IEEE Transactions on Computers\u00a052, 483\u2013491 (2003)","journal-title":"IEEE Transactions on Computers"},{"key":"9_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.V.: High Performance Single-Chip FPGA Rijndael Algorithm Implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"key":"9_CR10","unstructured":"National Institute of Standards and Technology. Federal Information Processing Standard 197, The Advanced Encryption Standard, AES (2001), http:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf"},{"key":"9_CR11","unstructured":"Pramstaller, N., G\u00fcrkaynak, F.K., Haene, S., Kaeslin, H., Felber, N., Fichtner, W.: Towards an AES Crypto-chip Resistant to Differential Power Analysis. In: Proccedings of ESSCIRC 2004 (2004) (to appear)"},{"key":"9_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/3-540-44709-1_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"A. Rudra","year":"2001","unstructured":"Rudra, A., Dubey, P.K., Jutla, C.S., Kumar, V., Rao, J.R., Rohatgi, P.: Efficient Rijndael Encryption Implementation with Composite Field Arithmetic. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 171\u2013184. Springer, Heidelberg (2001)"},{"key":"9_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/3-540-45682-1_15","volume-title":"Advances in Cryptology - ASIACRYPT 2001","author":"A. Satoh","year":"2001","unstructured":"Satoh, A., Morioka, S., Takano, K., Munetoh, S.: A Compact Rijndael Hardware Architecture with S-Box Optimization. In: Boyd, C. (ed.) ASIACRYPT 2001. LNCS, vol.\u00a02248, pp. 239\u2013254. Springer, Heidelberg (2001)"},{"key":"9_CR14","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: Proceedings of ESSCIRC 2002 (2002)"},{"key":"9_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-540-45238-6_11","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"K. Tiri","year":"2003","unstructured":"Tiri, K., Verbauwhede, I.: Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 125\u2013136. Springer, Heidelberg (2003)"},{"key":"9_CR16","unstructured":"Weeks, B., Bean, M., Rozylowicz, T., Ficke, C.: Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms (2000), http:\/\/csrc.nist.gov\/encryption\/aes\/round2\/NSA-AESfinalreport.pdf"},{"key":"9_CR17","unstructured":"Wolkerstorfer, J.: An ASIC implementation of the AES-MixColumn operation. In: Proceedings of Austrochip 2001 (October 2001)"},{"key":"9_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1007\/3-540-45760-7_6","volume-title":"Topics in Cryptology - CT-RSA 2002","author":"J. Wolkerstorfer","year":"2002","unstructured":"Wolkerstorfer, J., Oswald, E., Lamberger, M.: An ASIC implementation of the AES S-Boxes. In: Preneel, B. (ed.) CT-RSA 2002. LNCS, vol.\u00a02271, p. 67. Springer, Heidelberg (2002)"},{"key":"9_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/978-3-540-24660-2_3","volume-title":"Topics in Cryptology \u2013 CT-RSA 2004","author":"S.-Y. Wu","year":"2004","unstructured":"Wu, S.-Y., Lu, S.-C., Laih, C.-S.: Design of AES Based on Dual Cipher and Composite Field. In: Okamoto, T. (ed.) CT-RSA 2004. LNCS, vol.\u00a02964, pp. 25\u201338. Springer, Heidelberg (2004)"},{"key":"9_CR20","unstructured":"Xilinx Incorporated. Silicon Solutions \u2014 Virtex Series FPGAs, http:\/\/www.xilinx.com\/products\/"}],"container-title":["Lecture Notes in Computer Science","Advanced Encryption Standard \u2013 AES"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11506447_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T16:16:34Z","timestamp":1740240994000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11506447_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540265573","9783540318408"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11506447_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005]]}}}