{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:05:01Z","timestamp":1725559501389},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_14","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T21:56:09Z","timestamp":1279144569000},"page":"122-131","source":"Crossref","is-referenced-by-count":0,"title":["Formal Specification of a Protocol Processor"],"prefix":"10.1007","author":[{"given":"Tomi","family":"Westerlund","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juha","family":"Plosila","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"14_CR1","series-title":"Lecture Notes in Computer Science","volume-title":"FME \u201994: Industrial Benefit of Formal Methods","author":"R.J. Back","year":"1994","unstructured":"Back, R.J., Sere, K.: From Modular Systems to Action Systems. In: Naftalin, M., Bertr\u00e1n, M., Denvir, T. (eds.) FME 1994. LNCS, vol.\u00a0873, Springer, Heidelberg (1994)"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Back, R.J., Kurki-Suonio, R.: Decentralization of Process Nets with Centralized Control. In: Procs. of the 2nd ACM SIGACT-SIGOPS Symp. on Principles of Distributed Computing, pp. 131\u2013142 (1983)","DOI":"10.1145\/800221.806716"},{"key":"14_CR3","volume-title":"A Discipline of Programming","author":"E.W. Dijkstra","year":"1976","unstructured":"Dijkstra, E.W.: A Discipline of Programming. Prentice-Hall International, Englewood Cliffs (1976)"},{"key":"14_CR4","unstructured":"Seceleanu, T.: Systematic Design of Synchronous Digital Circuits. PhD thesis, Turku Centre for Computer Science (2001)"},{"key":"14_CR5","unstructured":"Plosila, J.: Self-Timed Circuit Design - The Action System Approach. PhD thesis, University of Turku (1999)"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Westerlund, T., Plosila, J.: Formal Timing Model for Hardware Components. In: Proceedings of the 22nd NORCHIP Conference, Norway, pp. 293\u2013296 (2004)","DOI":"10.1109\/NORCHP.2004.1423881"},{"key":"14_CR7","unstructured":"Virtanen, S.: A Framework for Rapid Design and Evaluation of Protocol Processors. PhD thesis, University of Turku (2004)"},{"key":"14_CR8","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1016\/0167-6423(95)00023-2","volume":"26","author":"R.J. Back","year":"1996","unstructured":"Back, R.J., Martin, A.J., Sere, K.: Specifying the Caltech Asynchronous Microprocessor. Sci. Comput. Program.\u00a026, 79\u201397 (1996)","journal-title":"Sci. Comput. Program."},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Plosila, J., Sere, K.: Action Systems in Pipelined Processor Design. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 156\u2013166 (1997)","DOI":"10.1109\/ASYNC.1997.587171"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"He, J., Turner, K.J.: Specification and verification of synchronous hardware using LOTOS. In: Proc. Formal Methods for Protocol Engineering and Distributed Systems, pp. 295\u2013312 (1999)","DOI":"10.1007\/978-0-387-35578-8_17"},{"key":"14_CR11","unstructured":"Kim, H., Beerel, P.A.: Relative timing based verification of timed circuits and systems. In: Proc. International Workshop on Logic Synthesis (1999)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Stevens, K., Ginosar, R., Rotem, S.: Relative Timing. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 208\u2013218 (1999)","DOI":"10.1109\/ASYNC.1999.761535"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Rotem, S., Stevens, K., Ginosar, R., Beerel, P., Myers, C., Yun, K., Kol, R., Dike, C., Roncken, M., Agapiev, B.: RAPPID: An Asynchronous Instruction Length Decoder. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 60\u201370 (1999)","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"14_CR14","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-1674-2","volume-title":"Refinement Calculus: A Systematic Introduction","author":"R.J. Back","year":"1998","unstructured":"Back, R.J., von Wright, J.: Refinement Calculus: A Systematic Introduction. Springer, Heidelberg (1998)"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Back, R.J., von Wright, J.: Trace Refinement of Action Systems. In: International Conference on Concurrency Theory, pp. 367\u2013384 (1994)","DOI":"10.1007\/978-3-540-48654-1_28"},{"key":"14_CR16","unstructured":"Westerlund, T., Plosila, J.: Towards a Timed Refinement Calculus for Hardware Systems. Technical Report TR669, Turku Centre for Computer Science (2004)"},{"key":"14_CR17","volume-title":"Microprocessor Architectures - from VLIW to TTA","author":"H. Corporaal","year":"1998","unstructured":"Corporaal, H.: Microprocessor Architectures - from VLIW to TTA. John Wiley and Sons Ltd., Chichester (1998)"},{"key":"14_CR18","doi-asserted-by":"publisher","first-page":"180","DOI":"10.1109\/TC.1980.1675541","volume":"29","author":"D. Tabak","year":"1980","unstructured":"Tabak, D., Lipovski, G.J.: MOVE Architecture in Digital Controllers. IEEE Transactions on Computers\u00a029, 180\u2013190 (1980)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_14.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:45:33Z","timestamp":1619505933000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11512622_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}