{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T23:10:32Z","timestamp":1740265832266,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_23","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T21:56:09Z","timestamp":1279144569000},"page":"212-221","source":"Crossref","is-referenced-by-count":6,"title":["Hardware Cost Estimation for Application-Specific Processor Design"],"prefix":"10.1007","author":[{"given":"Teemu","family":"Pitk\u00e4nen","sequence":"first","affiliation":[]},{"given":"Tommi","family":"Rantanen","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Cilio","sequence":"additional","affiliation":[]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"23_CR1","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","volume":"5","author":"H. Corporaal","year":"1998","unstructured":"Corporaal, H., Arnold, M.: Using transport triggered architectures for embedded processor design. Integrated Computer-Aided Eng.\u00a05, 19\u201338 (1998)","journal-title":"Integrated Computer-Aided Eng."},{"key":"23_CR2","volume-title":"Microprocessor Architectures: From VLIW to TTA","author":"H. Corporaal","year":"1997","unstructured":"Corporaal, H.: Microprocessor Architectures: From VLIW to TTA. John Wiley & Sons, Chichester (1997)"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Jin, H.S., Jang, M.S., Song, J.S., Lee, J.Y., Ki, T.S., Kong, J.T.: Dynamic power estimation using the probabilistic contribution measure (PCM). In: Proc. Int. Symp. Low Power Electronics and Design, San Diego, CA, pp. 279\u2013281 (1999)","DOI":"10.1145\/313817.313954"},{"key":"23_CR4","doi-asserted-by":"publisher","first-page":"520","DOI":"10.1109\/92.736123","volume":"6","author":"Q. Wu","year":"1998","unstructured":"Wu, Q., Qiu, Q., Pedram, M., Ding, C.S.: Cycle-accurate macro-models for RT-level power analysis. IEEE T. VLSI\u00a06, 520\u2013528 (1998)","journal-title":"IEEE T. VLSI"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Ahonen, T., Nurmi, T., Nurmi, J., Isoaho, J.: Block-wise extraction of Rent\u2019s exponents for an extensible processor. In: Proc. IEEE Comput. Soc. Ann. Symp. VLSI, Tampa, FL, pp. 193\u2013199 (2003)","DOI":"10.1109\/ISVLSI.2003.1183463"},{"key":"23_CR6","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/92.994992","volume":"10","author":"N. Chang","year":"2002","unstructured":"Chang, N., Kim, K., Lee, H.G.: Cycle-accurate measurement and characterization with a case sudy of the ARM7TDMI. IEEE T. VLSI\u00a010, 146\u2013154 (2002)","journal-title":"IEEE T. VLSI"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Contreras, G., Martonosi, M., Peng, J., Ju, R., Lueh, G.Y.: XTREM: A power simulator for the Intel XScale core. In: Proc. ACM Conf. Language Compilers Tools Embedded Syst., Washington, DC, pp. 115\u2013125 (2004)","DOI":"10.1145\/997163.997180"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A framework for architectural-level power analysis and optimizations. In: Proc. Int. Symp. Comput. Arch., Vancouver, BC, Canada, pp. 83\u201394 (2000)","DOI":"10.1145\/339647.339657"},{"key":"23_CR9","doi-asserted-by":"publisher","first-page":"59","DOI":"10.1109\/TC.2003.1159754","volume":"52","author":"N. Vijaykrishnan","year":"2003","unstructured":"Vijaykrishnan, N., Kandemir, M., Irwin, M.J., Kim, H.S., Ye, W., Duarte, D.: Evaluating integrated hardware-software optimizations using a unified energy estimation framework. IEEE T. Comput.\u00a052, 59\u201376 (2003)","journal-title":"IEEE T. Comput."},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Gerlach, J., Rosenstiel, W.: A scalable methodology for cost estimation in a transformational high-level design space exploration environment. In: Proc. Design, Automation and Test in Europe, Paris, France, pp. 226\u2013231 (1998)","DOI":"10.1109\/DATE.1998.655861"},{"key":"23_CR11","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MC.2005.39","volume":"38","author":"C. Talarico","year":"2005","unstructured":"Talarico, C., Rozenblit, J.W., Malhotra, V., Stritter, A.: A new framework for power estimation of embedded systems. IEEE Comput.\u00a038, 71\u201378 (2005)","journal-title":"IEEE Comput."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_23.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T22:31:32Z","timestamp":1740263492000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11512622_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}