{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:04:53Z","timestamp":1725559493869},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_29","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T17:56:09Z","timestamp":1279130169000},"page":"269-278","source":"Crossref","is-referenced-by-count":3,"title":["Sandbridge Software Tools"],"prefix":"10.1007","author":[{"given":"John","family":"Glossner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sean","family":"Dorward","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Jinturkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayan","family":"Moudgill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erdem","family":"Hokenek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Schulte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"29_CR1","volume-title":"Computer Architecture: Concepts and Evolution","author":"G. Blaauw","year":"1997","unstructured":"Blaauw, G., Brooks, F.: Computer Architecture: Concepts and Evolution. Addison-Wesley, Reading (1997)"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"Fauth, A., Knoll, A.: Automated generation of DSP program development tools using a machine description formalism. In: IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP-1993), vol.\u00a01, pp. 457\u2013460 (1993)","DOI":"10.1109\/ICASSP.1993.319154"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Pees, S., Hoffmann, A., Zivojnovic, V., Meyr, H.: Lisa - machine description language for cycle accurate models of programmable DSP architectures. In: Proceedings of the 36th Design Automation Conference, pp. 933\u2013938 (1999)","DOI":"10.1145\/309847.310101"},{"key":"29_CR4","first-page":"70","volume":"19","author":"J. Glossner","year":"2002","unstructured":"Glossner, J., Raja, T., Hokenek, E., Moudgill, M.: A multithreaded processor architecture for SDR. The Proceedings of the Korean Institute of Communication Sciences\u00a019, 70\u201384 (2002)","journal-title":"The Proceedings of the Korean Institute of Communication Sciences"},{"key":"29_CR5","unstructured":"Glossner, J., Hokenek, E., Moudgill, M.: Multithreaded processor for software defined radio. In: Proceedings of the 2002 Software Defined Radio Technical Conference, San Diego, CA, vol. I, pp. 195\u2013199 (2002)"},{"key":"29_CR6","unstructured":"Yoshida, J.: Java chip vendors set for cellular skirmish. EE Times (2001)"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Gosling, J.: Java intermediate bytecodes. In: ACM SIGNPLAN Workshop on Intermediate Representation (IR 1995), pp. 111\u2013118 (1995)","DOI":"10.1145\/202529.202541"},{"key":"29_CR8","unstructured":"Gosling, J., McGilton, H.: The Java language environment: A white paper. Sun Microsystems Press (1995)"},{"key":"29_CR9","first-page":"31","volume":"15","author":"T. Lindholm","year":"1997","unstructured":"Lindholm, T., Yellin, F.: Inside the Java virtual machine. Unix Review\u00a015, 31\u201339 (1997)","journal-title":"Unix Review"},{"key":"29_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"770","DOI":"10.1007\/BFb0002811","volume-title":"Euro-Par \u201997 Parallel Processing","author":"J. Glossner","year":"1997","unstructured":"Glossner, J., Vassiliadis, S.: The Delft-Java engine: An introduction. In: Lengauer, C., Griebl, M., Gorlatch, S. (eds.) Euro-Par 1997. LNCS, vol.\u00a01300, pp. 770\u2013776. Springer, Heidelberg (1997)"},{"key":"29_CR11","doi-asserted-by":"crossref","unstructured":"Glossner, J., Vassiliadis, S.: Delft-Java dynamic translation. In: Proceedings of the 25th EUROMICRO Conference (EUROMICRO 1999), Milan, Italy (1999)","DOI":"10.1109\/EURMIC.1999.794446"},{"key":"29_CR12","unstructured":"Ebcioglu, K., Altman, E., Hokenek, E.: A Java ILP machine based on fast dynamic compilation. In: IEEE MASCOTS International Workshop on Security and Efficiency Aspects of Java, Eilat, Israel (1997)"},{"key":"29_CR13","unstructured":"European Telecommunications Standards Institute: Digital cellular telecommunications system, ANSI-C code for adaptive multi rate speech traffic channel (AMR), Ver. 7.1.0 (1999)"},{"key":"29_CR14","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/MCOM.2003.1166669","volume":"41","author":"J. Glossner","year":"2003","unstructured":"Glossner, J., Iancu, D., Lu, J., Hokenek, E., Moudgill, M.: A software defined communications baseband design. IEEE Communications Magazine\u00a041, 120\u2013128 (2003)","journal-title":"IEEE Communications Magazine"},{"key":"29_CR15","doi-asserted-by":"crossref","unstructured":"Parson, D., Beatty, P., Glossner, J., Schlieder, B.: A framework for simulating heterogeneous virtual processors. In: Proceedings of the 32nd Annual Simulation Conference San Diego, CA, pp. 58\u201367 (1999)","DOI":"10.1109\/SIMSYM.1999.766455"},{"key":"29_CR16","doi-asserted-by":"crossref","unstructured":"Leupers, R., Elste, J., Landwehr, B.: Generation of interpretive and compiled instruction set simulators. In: Proceedings of the ASP-DAC 1999, Wanchai, Hong Kong, vol.\u00a01, pp. 339\u2013342 (1999)","DOI":"10.1109\/ASPDAC.1999.760028"},{"key":"29_CR17","doi-asserted-by":"crossref","unstructured":"Zivojnovic, V., Tjiamg, S., Meyr, H.: Compiled simulation of programmable DSP architectures. In: Proceedings of the IEEE Workshop on VLSI Signal Processing, Sakai, Osaka, pp. 187\u2013196 (1995)","DOI":"10.1109\/VLSISP.1995.527490"},{"key":"29_CR18","doi-asserted-by":"publisher","first-page":"363","DOI":"10.1109\/TVLSI.2002.1043339","volume":"10","author":"J. Zhu","year":"2002","unstructured":"Zhu, J., Gajski, D.: An ultra-fast instruction set simulator. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a010, 363\u2013373 (2002)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"29_CR19","unstructured":"Cmelik, R.: Shade: A fast instruction-set simulator for execution profiling. Technical Report UWCSE 93-06-06, Univ. Of Washington"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:04:50Z","timestamp":1605625490000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11512622_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}