{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:04:59Z","timestamp":1725559499305},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_3","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T17:56:09Z","timestamp":1279130169000},"page":"12-21","source":"Crossref","is-referenced-by-count":3,"title":["Reconfigurable Embedded Systems: An Application-Oriented Perspective on Architectures and Design Techniques"],"prefix":"10.1007","author":[{"given":"M.","family":"Glesner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Hinkelmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hollstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L. S.","family":"Indrusiak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Murgan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A. M.","family":"Obeid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Petrov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Pionteck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Zipf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Murgan, T., Petrov, M., Majer, M., Zipf, P., Glesner, M., Heinkel, U., Pleickhardt, J., Bleisteiner, B.: Adaptive architectures for an OTN processor: Reducing design costs through reconfigurability and multiprocessing. ACM Computing Frontiers Conf., 408\u2013414 (2004)","DOI":"10.1145\/977091.977149"},{"key":"3_CR2","unstructured":"Petrov, M., Obeid, A.M., Murgan, T., Zipf, P., Brakensiek, J., Oelkrug, B., Glesner, M.: An adaptive trace-back solution for state-parallel Viterbi decoders. In: IFIP Intl. Conf. VLSI, Darmstadt, Germany, pp. 167\u2013172 (2003)"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Petrov, M., Murgan, T., Obeid, A.M., Chi\u0163u, C., Zipf, P., Brakensiek, J., Glesner, M.: Dynamic power optimization of the trace-back process for the Viterbi algorithm. In: IEEE Intl. Symp. Circuits and Syst., Vancouver, Canada, pp. 721\u2013724 (2004)","DOI":"10.1109\/ISCAS.2004.1329373"},{"key":"3_CR4","unstructured":"Obeid, A.M., Garc\u00eda, A., Glesner, M.: A constraint length and throughput parameterizable architecture for Viterbi decoders. In: IEEE Int. Conf. Microelectronics (2004)"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Obeid, A.M., Garc\u00eda, A., Petrov, M., Glesner, M.: A multi-path high speed Viterbi decoder. In: IEEE Int. Conf. Electronics, Circuits and Syst. (2003)","DOI":"10.1109\/ICECS.2003.1301718"},{"key":"3_CR6","unstructured":"He, S., Torkelson, M.: Design and implementation of a 1024-point pipeline FFT processor. In: IEEE Custom Integrated Circuits Conf., pp. 131\u2013134 (1998)"},{"key":"3_CR7","unstructured":"Pionteck, T., Stiefmeier, T., Staake, T., Kabulepa, L., Glesner, M.: Integration dynamisch rekonfigurierbarer funktionseinheiten in prozessoren. In: Int. Conf. Architecture of Computing Systems (2004)"},{"key":"3_CR8","unstructured":"Hinkelmann, H., Pionteck, T., Kleine, O., Glesner, M.: Prozessorintegration und speicheranbindung dynamisch rekonfigurierbarer funktionseinheiten. In: Int. Conf. Architecture of Computing Systems (2004)"},{"key":"3_CR9","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1049\/ip-cdt:20030830","volume":"150","author":"E. Rijpkema","year":"2003","unstructured":"Rijpkema, E., Goossens, K., R\u0103dulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., Wateralnder, E.: Trade-offs in the design of a router with both guaranteed and best-effort services for networks on chip. IEE Proc. Comput. Digital Techniques\u00a0150, 294\u2013302 (2003)","journal-title":"IEE Proc. Comput. Digital Techniques"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Kumar, S., Jantsch, A., Soininen, J.P., Forsell, M., Millberg, M., \u00d6berg, J., Tiensyrj\u00e4, K., Hemani, A.: A network on chip architecture and design methodology. In: Proc. VLSI Ann. Symp., pp. 105\u2013112 (2002)","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"3_CR11","unstructured":"Hollstein, T., Ludewig, R., Mager, C., Zipf, P., Glesner, M.: A hierarchical generic approach for on-chip communication, testing and debugging of SoCs. In: Proc. of VLSI-SoC (2003)"},{"key":"3_CR12","unstructured":"Hollstein, T., Zimmer, H., Hohenstern, S., Glesner, M.: HiNoC: A flexible multi-mode transmission network-on-chip platform. In: Proc. Baltic Electronics Conf. (2004)"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Chelcea, T., Nowick, S.M.: Robust interfaces for mixed-timing systems with application to latency-insensitive protocols. In: Proc. Design Automation Conf., Las Vegas, CA (2001)","DOI":"10.1145\/378239.378256"},{"key":"3_CR14","unstructured":"Mu, F., Svensson, C.: A 750 Mb\/s 0.6 \u03bcm CMOS two-phase input port using self-tested self-synchronization. In: IEEE Int. Conf. Solid-State Circuits (1999)"},{"key":"3_CR15","volume-title":"Introduction to VLSI Systems","author":"C. Mead","year":"1980","unstructured":"Mead, C., Conway, L.: Introduction to VLSI Systems. Addison-Wesley, Reading (1980)"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Zipf, P., Hinkelmann, H., Ashraf, A., Glesner, M.: A switch architecture and signal synchronization for GALS system-on-chips. In: Proc. Symp. Integrated Circuits and Syst. Design, Porto de Galinhas, Pernambuco, Brazil, pp. 210\u2013215 (2004)","DOI":"10.1145\/1016568.1016625"},{"key":"3_CR17","unstructured":"Xilinx Inc. Development System Reference Guide (2003), \n                    \n                      http:\/\/toolbox.xilinx.com\/docsan\/xilinx6\/books\/docs\/dev\/dev.pdf"},{"key":"3_CR18","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1142\/S0218126603000751","volume":"12","author":"E.A.. Lee","year":"2003","unstructured":"Lee, E.A., Neuendorffer, S., Wirthlin, M.J.: Actor-oriented design of embedded hardware and software systems. Journal of Circuits, Systems, and Computers\u00a012, 231\u2013260 (2003)","journal-title":"Journal of Circuits, Systems, and Computers"},{"key":"3_CR19","unstructured":"Hooli, K.: Equalization in WCDMA Terminals. PhD thesis, Oulu University Press (2003)"},{"key":"3_CR20","unstructured":"Harada, H., Prasad, R.: Simulation and Software Radio for Mobile Communication. Artech House Publishers (2002)"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Bellows, P., Hutchings, B.L.: JHDL - an HDL for reconfigurable systems. In: Proc. FCCM 1998, Napa Valley, CA (1998)","DOI":"10.21236\/ADA450477"},{"key":"3_CR22","unstructured":"Wirthlin, M.: Integration of JHDL and PtolemyII (2005), Available at \n                    \n                      http:\/\/www.ee.byu.edu\/faculty\/wirthlin\/projects\/ptjhdl.htm"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Indrusiak, L.S., Lubitz, F., Reis, R., Glesner, M.: Ubiquitous access to reconfigurable hardware: Application scenarios and implementation issues. In: Proc. DATE, pp. 940\u2013945 (2003)","DOI":"10.1109\/DATE.2003.1253726"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_3.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T02:45:36Z","timestamp":1619491536000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/11512622_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}