{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:04:52Z","timestamp":1725559492549},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_36","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T21:56:09Z","timestamp":1279144569000},"page":"334-343","source":"Crossref","is-referenced-by-count":1,"title":["A Scalable Embedded JPEG2000 Architecture"],"prefix":"10.1007","author":[{"given":"Chunhui","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Long","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fadi","family":"Kurdahi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"36_CR1","unstructured":"JPEG2000 image coding system, ISO\/IEC International Standard 15444-1. ITU Recommendation T.800 (2000)"},{"key":"36_CR2","unstructured":"JPEG2000 Encoder Core. Cast Inc. (2002)"},{"key":"36_CR3","unstructured":"CS6510 JPEG2000 Encoder. Amphion, \n                    \n                      http:\/\/www.amphion.com\/cs6510.html"},{"key":"36_CR4","first-page":"209","volume":"13","author":"K. Andra","year":"2003","unstructured":"Andra, K., Chakrabarti, C., Acharya, T.: A high-performance JPEG2000 architecture. IEEE CSVT\u00a013, 209\u2013218 (2003)","journal-title":"IEEE CSVT"},{"key":"36_CR5","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1007\/BF02476026","volume":"41","author":"I. Daubechies","year":"1998","unstructured":"Daubechies, I., Sweldens, W.: Factoring wavelet transforms into lifting schemes. Journal of Fourier Anal. Appl.\u00a041, 247\u2013269 (1998)","journal-title":"Journal of Fourier Anal. Appl."},{"key":"36_CR6","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1109\/TCSVT.2002.800863","volume":"12","author":"M. Ravasi","year":"2002","unstructured":"Ravasi, M., Tenze, L., Mattavelli, M.: A scalable and programmable architecture for 2-D DWT decoding. IEEE Trans. on Video Tech.\u00a012, 671\u2013677 (2002)","journal-title":"IEEE Trans. on Video Tech."},{"key":"36_CR7","doi-asserted-by":"publisher","first-page":"966","DOI":"10.1109\/78.992147","volume":"50","author":"K. Andra","year":"2002","unstructured":"Andra, K., et al.: A VLSI architecture for lifting-based forward and inverse wavelet transform. IEEE Transactions on Signal Processing\u00a050, 966\u2013977 (2002)","journal-title":"IEEE Transactions on Signal Processing"},{"key":"36_CR8","doi-asserted-by":"publisher","first-page":"151","DOI":"10.1023\/A:1011180506997","volume":"28","author":"C.Y. Chen","year":"2001","unstructured":"Chen, C.Y., et al.: A programmable parallel VLSI architecture for 2-D discrete wavelet transform. Journal of VLSI Signal Processing\u00a028, 151\u2013163 (2001)","journal-title":"Journal of VLSI Signal Processing"},{"key":"36_CR9","unstructured":"Zhang, C., et al.: \u2019Software-pipelined\u2019 2-D discrete wavelet transform with VLSI hierarchical implementation. In: Proc. of RISSP 2003, pp. 148\u2013153 (2003)"},{"key":"36_CR10","unstructured":"Chen, K., Lian, C., Chen, H., Chen, L.: Analysis and architecture design of ebcot for jpeg-2000. In: IEEE ISCAS, pp. 765\u2013768 (2001)"},{"key":"36_CR11","unstructured":"Long, Y., Zhang, C., Kurdahi, F.: A high-performance parallel mode EBCOT architecture design for JPEG2000. In: Proc. IEEE SOCC, pp. 213\u2013216 (2004)"},{"key":"36_CR12","unstructured":"Chiang, J., Lin, Y., Hsieh, C.: Efficient pass-parallel architecture for EBCOT in JPEG2000. In: IEEE ISCAS, pp. 773\u2013776 (2002)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:45:38Z","timestamp":1619505938000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11512622_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}