{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T23:10:32Z","timestamp":1740265832288,"version":"3.37.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_38","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T21:56:09Z","timestamp":1279144569000},"page":"354-363","source":"Crossref","is-referenced-by-count":1,"title":["Benchmarking Mesh and Hierarchical Bus Networks in System-on-Chip Context"],"prefix":"10.1007","author":[{"given":"Erno","family":"Salminen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"Kangas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jouni","family":"Riihim\u00e4ki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vesa","family":"Lahtinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimmo","family":"Kuusilinna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., de Micheli, G.: Networks on chips: a new SoC paradigm. Computer\u00a035, 70\u201378 (2002)","journal-title":"Computer"},{"key":"38_CR2","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proc. IEEE\u00a089, 490\u2013504 (2001)","journal-title":"Proc. IEEE"},{"key":"38_CR3","doi-asserted-by":"publisher","first-page":"467","DOI":"10.1109\/5.920579","volume":"89","author":"D. Sylvester","year":"2001","unstructured":"Sylvester, D., Keutzer, K.: Impact of small process geometries on microarchitectures in systems on a chip. Proc. IEEE\u00a089, 467\u2013489 (2001)","journal-title":"Proc. IEEE"},{"key":"38_CR4","doi-asserted-by":"crossref","unstructured":"Salminen, E., Lahtinen, V., Kuusilinna, K., H\u00e4m\u00e4l\u00e4inen, T.D.: Overview of bus-based system-on-chip interconnections. In: ISCAS, Scottsdale, Arizona, USA, pp. 372\u2013375 (2002)","DOI":"10.1109\/ISCAS.2002.1011002"},{"key":"38_CR5","first-page":"32","volume":"24","author":"A. Lines","year":"2004","unstructured":"Lines, A.: Asynchronous interconnect for synchronous SoC design. Micro\u00a024, 32\u201341 (2004)","journal-title":"Micro"},{"key":"38_CR6","first-page":"711","volume":"12","author":"J. Liang","year":"2004","unstructured":"Liang, J., Laffely, A., Srinivasan, S., Tessier, R.: An architecture and compiler for scalable on-chip communication. TVLSI\u00a012, 711\u2013726 (2004)","journal-title":"TVLSI"},{"key":"38_CR7","doi-asserted-by":"crossref","unstructured":"Wiklund, D., Sathe, S., Liu, D.: Network on chip simulations for benchmarking. In: IWSOC, Banff, Canada, pp. 269\u2013274 (2004)","DOI":"10.1109\/IWSOC.2004.1319892"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Andriahantenaina, A., Charlery, H., Greiner, A., Mortiez, L., Zeferino, C.A.: SPIN: a scalable, packet switched, on-chip micro-network. In: DATE, Munich, Germany, pp. 70\u201373 (2003)","DOI":"10.1109\/DATE.2003.1253808"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Bartic, T.A., Mignolet, J.Y., Nollet, V., Marescaux, T., Verkest, D., Vernalde, S., Lauwereins, R.: Highly scalable network on chip for reconfigurable systems. In: Symposium on System-on-Chip, Tampere, Finland, pp. 79\u201382 (2003)","DOI":"10.1109\/ISSOC.2003.1267722"},{"key":"38_CR10","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1016\/j.vlsi.2004.03.003","volume":"38","author":"F. Moraes","year":"2004","unstructured":"Moraes, F., Calazans, N., Mello, A., M\u00f6ller, L., Ost, L.: HERMES: an infrastructure for low area overhead packet-switched networks on chip. Integration, the VLSI journal\u00a038, 69\u201393 (2004)","journal-title":"Integration, the VLSI journal"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Saastamoinen, I., Alho, M., Nurmi, J.: Buffer implementation for Proteo network-on-chip. In: ISCAS, Bangkok, Thailand, pp. 113\u2013116 (2003)","DOI":"10.1109\/ISCAS.2003.1205906"},{"key":"38_CR12","doi-asserted-by":"crossref","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: Evaluation of the traffic-performance characteristics of system-on-chip communication architectures. In: Conference on VLSI design, Bangalore, India, pp. 29\u201335 (2001)","DOI":"10.1109\/ICVD.2001.902636"},{"key":"38_CR13","unstructured":"Thid, R., Millberg, M., Jantsch, A.: Evaluating NoC communication backbones with simulation. In: Norchip, Riga, Latvia, pp. 27\u201330 (2003)"},{"key":"38_CR14","doi-asserted-by":"crossref","unstructured":"Erbas, C., Polstra, S., Pimentel, A.D.: IDF models for trace transformations: A case study in computational refinement. In: SAMOS, Samos, Greece, pp. 167\u2013172 (2003)","DOI":"10.1007\/978-3-540-27776-7_19"},{"key":"38_CR15","doi-asserted-by":"crossref","unstructured":"Kangas, T., Riihim\u00e4ki, J., Salminen, E., Kuusilinna, K., H\u00e4m\u00e4l\u00e4inen, T.D.: Using a communication generator in SoC architecture exploration. In: Symposium on System-on-Chip, Tampere, Finland, pp. 105\u2013108 (2003)","DOI":"10.1109\/ISSOC.2003.1267728"},{"key":"38_CR16","doi-asserted-by":"crossref","unstructured":"Kreutz, M.E., Carro, L., Zeferino, C.A., Susin, A.A.: Communication architectures for system-on-chip. In: SBCCI, Pirenopolis, Brazil, pp. 14\u201319 (2001)","DOI":"10.1109\/SBCCI.2001.952997"},{"key":"38_CR17","doi-asserted-by":"crossref","unstructured":"Zeferino, C.A., Kreutz, M.E., Carro, L., Susin, A.A.: A study on communication issues for systems-on-chip. In: SBCCI, Porto Alegre, Brazil, pp. 121\u2013126 (2002)","DOI":"10.1109\/SBCCI.2002.1137647"},{"key":"38_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, H., Wan, M., George, V., Rabaey, J.: Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs. In: Workshop on VLSI, Orlando, Florida, USA, pp. 2\u20138 (1999)","DOI":"10.1109\/IWV.1999.760456"},{"key":"38_CR19","unstructured":"Kahn, G.: The semantics of a simple language for parallel programming. In: IFIP Conference, Stockholm, Sweden, pp. 471\u2013475 (1974)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_38.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,22]],"date-time":"2025-02-22T22:29:51Z","timestamp":1740263391000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/11512622_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}