{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:04:51Z","timestamp":1725559491062},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540269694"},{"type":"electronic","value":"9783540316640"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11512622_9","type":"book-chapter","created":{"date-parts":[[2010,7,14]],"date-time":"2010-07-14T21:56:09Z","timestamp":1279144569000},"page":"72-81","source":"Crossref","is-referenced-by-count":2,"title":["Configurable Computing for High-Security\/High-Performance Ambient Systems"],"prefix":"10.1007","author":[{"given":"Guy","family":"Gogniat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lilian","family":"Bossuet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1007\/s00779-003-0243-x","volume":"7","author":"C. Plessl","year":"2003","unstructured":"Plessl, C., Enzler, R., Walder, H., Beutel, J., Platzner, M., Thiele, L., Troster, G.: The case for reconfigurable hardware in wearable computing. Personal and Ubiquitous Computing\u00a07, 299\u2013308 (2003)","journal-title":"Personal and Ubiquitous Computing"},{"key":"9_CR2","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1016\/j.comcom.2003.12.004","volume":"27","author":"C. Xenakis","year":"2004","unstructured":"Xenakis, C., Merakos, L.: Security in third generation mobile networks. Computer Communications\u00a027, 638\u2013650 (2004)","journal-title":"Computer Communications"},{"doi-asserted-by":"crossref","unstructured":"Guilley, S., Pacalet, R.: SoC security: a war against side-channels. Systeme sur puce electronique pour les telecommunications\u00a059 (2004)","key":"9_CR3","DOI":"10.1007\/BF03180031"},{"unstructured":"Cravotta, N.: Prying eyes. EDN (2002), http:\/\/www.edn.com\/toc-archive\/2002\/20020926.html","key":"9_CR4"},{"key":"9_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"701","DOI":"10.1007\/978-3-540-45234-8_68","volume-title":"Field Programmable Logic and Application","author":"F.X. Standaert","year":"2003","unstructured":"Standaert, F.X., Van Oldenzeel, L.O.t., Samyde, D., Quisquater, J.J.: Power analysis of FPGAs: How practical is the attack? In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 701\u2013711. Springer, Heidelberg (2003)"},{"unstructured":"Anderson, R., Kuhn, M.: Tamper resistance - a cautionary note. In: Second USENIX Workshop on Electronic Commerce Proceedings, Oakland, California, USA (1996)","key":"9_CR6"},{"key":"9_CR7","volume-title":"New Algorithms, Architectures, and Applications for Reconfigurable Computing","author":"T. Wollinger","year":"2004","unstructured":"Wollinger, T., Paar, C.: Security aspects of FPGAs in cryptographic applications. In: Rosenstiel, W., Lysaght, P. (eds.) New Algorithms, Architectures, and Applications for Reconfigurable Computing. Kluwer, Dordrecht (2004)"},{"key":"9_CR8","doi-asserted-by":"publisher","first-page":"545","DOI":"10.1109\/92.931230","volume":"9","author":"A. Elbirt","year":"2001","unstructured":"Elbirt, A., Yip, W., Chetwynd, B., Paar, C.: An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09, 545\u2013557 (2001)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"9_CR9","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1145\/1013948.1013952","volume":"9","author":"A. Dandalis","year":"2004","unstructured":"Dandalis, A., Prasanna, V.: An adaptive cryptography engine for internet protocol security architectures. ACM Transactions on Design Automation of Electronic Systems (TODAES)\u00a09, 333\u2013353 (2004)","journal-title":"ACM Transactions on Design Automation of Electronic Systems (TODAES)"},{"unstructured":"Gogniat, G., Wolf, T., Burleson, W.: Configurable security architecture for networked embedded systems. Technical report, ECE Department, University of Massachusetts, Amherst, USA (2004)","key":"9_CR10"},{"doi-asserted-by":"crossref","unstructured":"Bossuet, L., Gogniat, G., Burleson, W.: Dynamically configurable security for SRAM FPGA bitstreams. In: 11th Reconfigurable Architectures Workshop (RAW 2004), Santa F\u00e9, New Mexico, USA (2004)","key":"9_CR11","DOI":"10.1109\/IPDPS.2004.1303128"},{"doi-asserted-by":"crossref","unstructured":"Schaumont, P., Verbauwhede, I.: Domain specific tools and methods for application in security processor design, pp. 365\u2013383 (2002)","key":"9_CR12","DOI":"10.1023\/A:1020363323869"},{"doi-asserted-by":"crossref","unstructured":"Gaj, K., Chodowiec, P.: Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays. In: Springer-Verlag (ed.) RSA Security Conf. - Cryptographer\u2019s Trac, San Francisco, CA, USA, pp. 84\u201399 (2001)","key":"9_CR13","DOI":"10.1007\/3-540-45353-9_8"},{"key":"9_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/3-540-44709-1_7","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"M. McLoone","year":"2001","unstructured":"McLoone, M., McCanny, J.: High performance single-chip FPGA rijndael algorithm implementations. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 65\u201376. Springer, Heidelberg (2001)"},{"doi-asserted-by":"crossref","unstructured":"Standaert, F.X., Rouvroy, G., Quisquater, J.J., Legat, J.D.: A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact aes rijndael. In: ACM\/SIGDA 11th International Symposium on Field Programmable Gate Arrays (FPGA 2003), Monterey, California, USA, pp. 216\u2013224 (2003)","key":"9_CR15","DOI":"10.1145\/611817.611849"},{"key":"9_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1007\/978-3-540-45234-8_29","volume-title":"Field Programmable Logic and Application","author":"G.P. Saggese","year":"2003","unstructured":"Saggese, G.P., Mazzeo, A., Mazzocca, N., Strollo, A.G.M.: An FPGA-based performance analysis of the unrolling, tiling, and pipelining of the AES algorithm. In: Cheung, P.Y.K., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778, pp. 292\u2013302. Springer, Heidelberg (2003)"},{"unstructured":"Hodjat, A., Verbauwhede, I.: A 21.54 Gbits\/s fully pipelined AES processor on FPGA. In: IEEE Symposium on Field -Programmable Custom Computing Machines (FCCM 2004) (2004)","key":"9_CR17"},{"key":"9_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"334","DOI":"10.1007\/978-3-540-45238-6_27","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"F.X. Standaert","year":"2003","unstructured":"Standaert, F.X., Rouvroy, G., Quisquater, J.J., Legat, J.D.: Efficient implementation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 334\u2013350. Springer, Heidelberg (2003)"},{"doi-asserted-by":"crossref","unstructured":"J\u00e4rvinen, K., Tommiska, M., Skytt\u00e4, J.: A fully pipelined memoryless 17.8 Gbps AES-128 encryptor. In: ACM\/SIGDA 11th International Symposium on Field Programmable Gate Arrays (FPGA 2003), Monterey, California, USA, pp. 207\u2013215 (2003)","key":"9_CR19","DOI":"10.1145\/611817.611848"},{"doi-asserted-by":"crossref","unstructured":"Karri, R., Wu, K., Mishra, P., Kim, Y.: Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a021 (2002)","key":"9_CR20","DOI":"10.1109\/TCAD.2002.804378"},{"key":"9_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_17","volume-title":"Field-Programmable Logic and Applications","author":"S. McMillan","year":"2001","unstructured":"McMillan, S., Cameron, C.: JBits implementation of the advanced encryption standard (Rijndael). In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol.\u00a02147. Springer, Heidelberg (2001)"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11512622_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,31]],"date-time":"2021-10-31T11:57:11Z","timestamp":1635681431000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11512622_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540269694","9783540316640"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/11512622_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}