{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:23:28Z","timestamp":1725560608924},"publisher-location":"Berlin, Heidelberg","reference-count":38,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540280095"},{"type":"electronic","value":"9783540318132"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11532378_33","type":"book-chapter","created":{"date-parts":[[2010,7,20]],"date-time":"2010-07-20T19:16:36Z","timestamp":1279653396000},"page":"470-484","source":"Crossref","is-referenced-by-count":1,"title":["Power-Aware Scheduling for Parallel Security Processors with Analytical Models"],"prefix":"10.1007","author":[{"given":"Yung-Chia","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yi-Ping","family":"You","sequence":"additional","affiliation":[]},{"given":"Chung-Wen","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Wei-Kuan","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Ting-Ting","family":"Hwang","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"33_CR1","unstructured":"Weiser, M., Welch, B., Demers, A., Shenker, S.: Scheduling for reduced cpu energy. In: Proceedings of USENIX Symposium on Operating Systems Design and Implementation (OSDI), pp. 13\u201323 (1994)"},{"key":"33_CR2","doi-asserted-by":"crossref","unstructured":"Butts, J.A., Sohi, G.S.: A static power model for architects. In: Proc. Int. Symp. on Microarchitecture, pp. 191\u2013201 (2000)","DOI":"10.1145\/360128.360148"},{"key":"33_CR3","doi-asserted-by":"crossref","unstructured":"Powell, M.D., Yang, S.H., Falsafi, B., Roy, K., Vijaykumar, T.N.: Gated-vdd:a circuit technique to reduce leakage in deep-submicron cache memories. In: Proc. ISLPED (2000)","DOI":"10.1145\/344166.344526"},{"key":"33_CR4","doi-asserted-by":"publisher","first-page":"1702","DOI":"10.1109\/43.811318","volume":"18","author":"I. Hong","year":"1999","unstructured":"Hong, I., Kirovski, D., Qu, G., Potkonjak, M., Srivastava, M.B.: Power optimization of variable-voltage core-based systems. IEEE Trans. Computer-Aided Design\u00a018, 1702\u20131714 (1999)","journal-title":"IEEE Trans. Computer-Aided Design"},{"key":"33_CR5","doi-asserted-by":"crossref","unstructured":"Yao, F., Demers, A., Shenker, S.: A scheduling model for reduced cpu energy. In: Symp. Foundations of Computer Science, pp. 374\u2013382 (1995)","DOI":"10.1109\/SFCS.1995.492493"},{"key":"33_CR6","doi-asserted-by":"crossref","unstructured":"Quan, G., Hu, X.: Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors. In: Proc. DAC, pp. 828\u2013833 (2001)","DOI":"10.1145\/378239.379074"},{"key":"33_CR7","doi-asserted-by":"crossref","unstructured":"Pouwelse, J., Langendoen, K., Sips, H.: Energy priority scheduling for variable voltage processors. In: Proc. ISLPED (2001)","DOI":"10.1145\/383082.383089"},{"key":"33_CR8","doi-asserted-by":"crossref","unstructured":"Shin, Y., Choi, K.: Power conscious fixed priority scheduling for hard real-time systems. In: Proc. DAC, pp. 134\u2013139 (1999)","DOI":"10.1145\/309847.309901"},{"key":"33_CR9","doi-asserted-by":"crossref","unstructured":"Pering, T., Burd, T., Brodersen, R.: The simulation and evaluation of dynamic voltage scaling algorithms. In: Proc. ISLPED, pp. 76\u201381 (1998)","DOI":"10.1145\/280756.280790"},{"key":"33_CR10","doi-asserted-by":"crossref","unstructured":"Krishna, C.M., Lee, L.H.: Voltage-clock-scaling adaptive scheduling techniques for low power in hard real-time systems. In: Proc. Real Time Technology and Applications Symp. (2000)","DOI":"10.1109\/RTTAS.2000.852460"},{"key":"33_CR11","doi-asserted-by":"crossref","unstructured":"Ishihara, T., Yasuura, H.: Voltage scheduling problem for dynamically variable voltage processors. In: Proc. ISLPED, pp. 197\u2013202 (1998)","DOI":"10.1145\/280756.280894"},{"key":"33_CR12","doi-asserted-by":"crossref","unstructured":"Gruian, F., Kuchcinski, K.: Lenes: Task scheduling for low-energy systems using variable supply voltage processor. In: Proc. ASPDAC, pp. 449\u2013455 (2001)","DOI":"10.1145\/370155.370511"},{"key":"33_CR13","doi-asserted-by":"crossref","unstructured":"Manzak, A., Chakrabarti, C.: Variable voltage task scheduling for minimizing energy or minimizing power. In: Proc. ICASSP, pp. 3239\u20133242 (2000)","DOI":"10.1109\/ICASSP.2000.860090"},{"key":"33_CR14","unstructured":"You, Y.P., Lee, C.R., Lee, J.K.: Real-time task scheduling for dynamically variable voltage processors. In: Proc. IEEE Workshop on Power Management for Real-Time and Embedded Systems (2001)"},{"key":"33_CR15","doi-asserted-by":"publisher","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C.R. Lee","year":"2003","unstructured":"Lee, C.R., Lee, J.K., Hwang, T.T., Tsai, S.C.: Compiler optimizations on vliw instruction scheduling for low power. ACM Transactions on Design Automation of Electronic Systems\u00a08, 252\u2013268 (2003)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"33_CR16","unstructured":"Luo, J., Jha, N.K.: Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems. In: Proc. ICCAD, pp. 357\u2013364 (2000)"},{"key":"33_CR17","doi-asserted-by":"crossref","unstructured":"Luo, J., Jha, N.K.: Battery-aware static scheduling for distributed real-time embedded systems. In: Proc. DAC, pp. 444\u2013449 (2001)","DOI":"10.1145\/378239.378553"},{"key":"33_CR18","doi-asserted-by":"crossref","unstructured":"Schmitz, M.T., Al-Hashimi, B.M.: Considering power variations of dvs processing elements for energy minimisation in distributed systems. In: Proc. ISSS, pp. 250\u2013255 (2001)","DOI":"10.1145\/500001.500060"},{"key":"33_CR19","unstructured":"Luo, J., Jha, N.: Static and dynamic variable voltage scheduling algorithms for real-time heterogeneous distributed embedded systems. In: Proc. ASPDAC (2002)"},{"key":"33_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1007\/11596110_4","volume-title":"Languages and Compilers for Parallel Computing","author":"Y.P. You","year":"2005","unstructured":"You, Y.P., Lee, C.R., Lee, J.K.: Compiler analysis and support for leakage power reduction on microprocessors. In: Pugh, B., Tseng, C.-W. (eds.) LCPC 2002. LNCS, vol.\u00a02481, pp. 45\u201360. Springer, Heidelberg (2005)"},{"key":"33_CR21","doi-asserted-by":"crossref","unstructured":"Duarte, D., Tsai, Y., Vijaykrishnan, N., Irwin, M.J.: Evaluating run-time techniques for leakage power reduction. In: Proc. ASPDAC (2002)","DOI":"10.1109\/ASPDAC.2002.994881"},{"key":"33_CR22","doi-asserted-by":"crossref","unstructured":"Rele, S., Pande, S., Onder, S., Gupta, R.: Optimizing static power dissipation by functional units in superscalar processors. In: Proc. Int. Conf. on Compiler Construction, pp. 261\u2013275 (2002)","DOI":"10.1007\/3-540-45937-5_19"},{"key":"33_CR23","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1109\/92.766756","volume":"7","author":"C.Y. Su","year":"1999","unstructured":"Su, C.Y., Hwang, S.A., Chen, P.S., Wu, C.W.: An improved montgomery algorithm for high-speed rsa public-key cryptos ystem. IEEE Transactions on VLSI Systems\u00a07, 280\u2013284 (1999)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"33_CR24","doi-asserted-by":"publisher","first-page":"474","DOI":"10.1109\/TVLSI.2003.812308","volume":"11","author":"J.H. Hong","year":"2003","unstructured":"Hong, J.H., Wu, C.W.: Cellular array modular multiplier for the rsa public-key cryptosystem based on modified booth\u2019s algorithm. IEEE Transactions on VLSI Systems\u00a011, 474\u2013484 (2003)","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"33_CR25","unstructured":"Lin, T.F., Su, C.P., Huang, C.T., Wu, C.W.: A high-throughput low-cost aes cipher chip. In: 3rd IEEE Asia-Pacific Conf. ASIC (2002)"},{"key":"33_CR26","doi-asserted-by":"crossref","unstructured":"Su, C.P., Lin, T.F., Huang, C.T., Wu, C.W.: A highly efficient aes cipher chip. In: ASP-DAC (2003)","DOI":"10.1145\/1119772.1119891"},{"key":"33_CR27","unstructured":"Wang, M.Y., Su, C.P., Huang, C.T., Wu, C.W.: An hmac processor with integrated sha-1 and md5 algorithms. In: ASP-DAC (2004)"},{"key":"33_CR28","unstructured":"Lee, M.C., Huang, J.R., Su, C.P., Chang, T.Y., Huang, C.T., Wu, C.W.: A true random generator desing. In: 13th VLSI Design\/CAD Symp. (2002)"},{"key":"33_CR29","unstructured":"Hifn: 7954 security processor Data Sheet (2003)"},{"key":"33_CR30","unstructured":"Gammage, N., Waters, G.: Securing the Smart Network with Motorola Security Processors (2003)"},{"key":"33_CR31","doi-asserted-by":"crossref","unstructured":"Stankovic, J.A., Spuri, M., Natale, M.D., Buttazzo, G.: Implications of Classical Scheduling Results For Real-Time Systems., vol.\u00a028 (1995)","DOI":"10.1109\/2.386982"},{"key":"33_CR32","doi-asserted-by":"publisher","first-page":"1105","DOI":"10.1137\/S0097539792233634","volume":"25","author":"W.K. Shih","year":"1996","unstructured":"Shih, W.K., Liu, J.W.S.: On-line scheduling of imprecise computations to minimize error. SIAM Journal on Computing\u00a025, 1105\u20131121 (1996)","journal-title":"SIAM Journal on Computing"},{"key":"33_CR33","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"C.L. Liu","year":"1973","unstructured":"Liu, C.L., Layland, J.W.: Scheduling algorithms for multiprogramming in a hard read-time environment. Journal of the ACM\u00a020, 46\u201361 (1973)","journal-title":"Journal of the ACM"},{"key":"33_CR34","volume-title":"Modern Engineering Statistics","author":"L.L. Lapin","year":"1997","unstructured":"Lapin, L.L.: Modern Engineering Statistics. Wadsworth Publishing Company, WBelmont (1997)"},{"key":"33_CR35","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1145\/371254.371262","volume":"6","author":"R.Y. Chen","year":"2001","unstructured":"Chen, R.Y., Irwin, M.J.: Architecture-level power estimation and design experiments. ACM Transactions on Design Automation of Electronic Systems\u00a06, 50\u201366 (2001)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"33_CR36","first-page":"42","volume":"6","author":"B. Doyle","year":"2002","unstructured":"Doyle, B., Arghavani, R., Barlage, D., Datta, S., Doczy, M., Kavalieros, J., Murthy, A., Chau, R.: Transistor elements for 30nm physical gate lengths and beyond. Intel Technology Journal\u00a06, 42\u201354 (2002)","journal-title":"Intel Technology Journal"},{"key":"33_CR37","volume-title":"Computer Architecture and Parallel Processing","author":"K. Hwang","year":"1984","unstructured":"Hwang, K., Briggs, F.: Computer Architecture and Parallel Processing. McGraw-Hill, New York (1984)"},{"key":"33_CR38","doi-asserted-by":"crossref","unstructured":"Bodin, F., Windheiser, D., Jalby, W., Atapattu, D., Lee, M., Gannon, D.: Performance evaluation and prediction for parallel algorithms on the bbn gp1000. In: Proc. of the 4th ACM International Conference on Supercomputing, pp. 401\u2013403 (1990)","DOI":"10.1145\/77726.255182"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11532378_33.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:09:27Z","timestamp":1605643767000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11532378_33"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540280095","9783540318132"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/11532378_33","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}