{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:23:15Z","timestamp":1725560595178},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540280095"},{"type":"electronic","value":"9783540318132"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11532378_5","type":"book-chapter","created":{"date-parts":[[2010,7,20]],"date-time":"2010-07-20T15:16:36Z","timestamp":1279638996000},"page":"42-55","source":"Crossref","is-referenced-by-count":2,"title":["Phase-Based Miss Rate Prediction Across Program Inputs"],"prefix":"10.1007","author":[{"given":"Xipeng","family":"Shen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yutao","family":"Zhong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Ding","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"5_CR1","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1145\/360018.360025","volume":"19","author":"F. Allen","year":"1976","unstructured":"Allen, F., Cocke, J.: A proram data flow analysis procedure. Communications of the ACM\u00a019, 137\u2013147 (1976)","journal-title":"Communications of the ACM"},{"key":"5_CR2","volume-title":"Optimizing Compilers for Modern Architectures: A Dependence-based Approach","author":"R. Allen","year":"2001","unstructured":"Allen, R., Kennedy, K.: Optimizing Compilers for Modern Architectures: A Dependence-based Approach. Morgan Kaufmann Publishers, San Francisco (2001)"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Albonesi, D., Buyuktosunoglu, A., Dwarkadas, S.: Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. In: Proceedings of the 33rd International Symposium on Microarchitecture, Monterey, California (December 2000)","DOI":"10.1145\/360128.360153"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Balasubramonian, R., Dwarkadas, S., Albonesi, D.H.: Dynamically managing the communication-parallelism trade-off in future clustered processors. In: Proceedings of International Symposium on Computer Architecture, San Diego, CA (June 2003)","DOI":"10.1145\/859618.859650"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Burke, M., Cytron, R.: Interprocedural dependence analysis and parallelization. In: Proceedings of the SIGPLAN 1986 Symposium on Compiler Construction, Palo Alto, CA (June 1986)","DOI":"10.1145\/12276.13328"},{"issue":"5","key":"5_CR6","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1016\/0743-7315(88)90011-1","volume":"5","author":"D. Callahan","year":"1988","unstructured":"Callahan, D., Cocke, J., Kennedy, K.: Analysis of interprocedural side effects in a parallel programming environment. Journal of Parallel and Distributed Computing\u00a05(5), 517\u2013550 (1988)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Cascaval, C., Padua, D.A.: Estimating cache misses and locality using stack distances. In: Proceedings of International Conference on Supercomputing, San Francisco, CA (June 2003)","DOI":"10.1145\/782814.782836"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Chatterjee, S., Parker, E., Hanlon, P.J., Lebeck, A.R.: Exact analysis of the cache behavior of nested loops. In: Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, Snowbird, UT (2001)","DOI":"10.1145\/378795.378859"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Dhodapkar, A.S., Smith, J.E.: Managing multi-configuration hardware via dynamic working-set analysis. In: Proceedings of International Symposium on Computer Architecture, Anchorage, Alaska (June 2002)","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Dhodapkar, A.S., Smith, J.E.: Comparing program phase detection techniques. In: Proceedings of International Symposium on Microarchitecture (December 2003)","DOI":"10.1109\/MICRO.2003.1253197"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Ding, C., Zhong, Y.: Predicting whole-program locality with reuse distance analysis. In: Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, San Diego, CA (June 2003)","DOI":"10.1145\/781131.781159"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Duesterwald, E., Cascaval, C., Dwarkadas, S.: Characterizing and predicting program behavior and its variability. In: Proceedings of International Conference on Parallel Architectures and Compilation Techniques, New Orleans, Louisiana (September 2003)","DOI":"10.1109\/PACT.2003.1238018"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Fang, C., Carr, S., Onder, S., Wang, Z.: Reuse-distance-based miss-rate prediction on a per instruction basis. In: Proceedings of the first ACM SIGPLAN Workshop on Memory System Performance, Washington DC (June 2004)","DOI":"10.1145\/1065895.1065906"},{"key":"5_CR14","volume-title":"Languages and Compilers for Parallel Computing, Fourth International Workshop","author":"J. Ferrante","year":"1991","unstructured":"Ferrante, J., Sarkar, V., Thrash, W.: On estimating and enhancing cache effectiveness. In: Banerjee, U., Gelernter, D., Nicolau, A., Padua, D. (eds.) Languages and Compilers for Parallel Computing, Fourth International Workshop, Santa Clara, CA, August 1991. Springer, Heidelberg (1991)"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Gallivan, K., Jalby, W., Gannon, D.: On the problem of optimizing data transfers for complex memory systems. In: Proceedings of the Second International Conference on Supercomputing, St. Malo, France (July 1988)","DOI":"10.1145\/55364.55388"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Martonosi, M., Malik, S.: Cache miss equations: A compiler framework for analyzing and tuning memory behavior. ACM Transactions on Programming Langauges and Systems\u00a021(4) (1999)","DOI":"10.1145\/325478.325479"},{"issue":"3","key":"5_CR17","doi-asserted-by":"publisher","first-page":"350","DOI":"10.1109\/71.86110","volume":"2","author":"P. Havlak","year":"1991","unstructured":"Havlak, P., Kennedy, K.: An implementation of interprocedural bounded regular section analysis. IEEE Transactions on Parallel and Distributed Systems\u00a02(3), 350\u2013360 (1991)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Hill, M.D.: Aspects of cache memory and instruction buffer performance. PhD thesis, University of California, Berkeley (November 1987)","DOI":"10.21236\/ADA604007"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., Kermer, U.: The design, implementation and evaluation of a compiler algorithm for CPU energy reduction. In: Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, San Diego, CA (June 2003)","DOI":"10.1145\/781131.781137"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Hsu, C.-H., Kremer, U., Hsiao, M.: Compiler-directed dynamic frequency and voltage scaling. In: Workshop on Power-Aware Computer Systems, Cambridge, MA (November 2000)","DOI":"10.1007\/3-540-44572-2_6"},{"issue":"1","key":"5_CR21","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/71.80122","volume":"1","author":"Z. Li","year":"1990","unstructured":"Li, Z., Yew, P., Zhu, C.: An efficient data dependence analysis for parallelizing compilers. IEEE Transactions on Parallel and Distributed Systems\u00a01(1), 26\u201334 (1990)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Huang, M., Renau, J., Torrellas, J.: Positional adaptation of processors: application to energy reduction. In: Proceedings of the International Symposium on Computer Architecture, San Diego, CA (June 2003)","DOI":"10.1145\/859618.859637"},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Magklis, G., Scott, M.L., Semeraro, G., Albonesi, D.H., Dropsho, S.: Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. In: Proceedings of the International Symposium on Computer Architecture, San Diego, CA (June 2003)","DOI":"10.1145\/859618.859621"},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"Marin, G., Mellor-Crummey, J.: Cross architecture performance predictions for scientific applications using parameterized models. In: Proceedings of Joint International Conference on Measurement and Modeling of Computer Systems, New York City, NY (June 2004)","DOI":"10.1145\/1005686.1005691"},{"issue":"2","key":"5_CR25","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1147\/sj.92.0078","volume":"9","author":"R.L. Mattson","year":"1970","unstructured":"Mattson, R.L., Gecsei, J., Slutz, D., Traiger, I.L.: Evaluation techniques for storage hierarchies. IBM System Journal\u00a09(2), 78\u2013117 (1970)","journal-title":"IBM System Journal"},{"issue":"4","key":"5_CR26","doi-asserted-by":"publisher","first-page":"288","DOI":"10.1145\/329466.329484","volume":"17","author":"K.S. McKinley","year":"1999","unstructured":"McKinley, K.S., Temam, O.: Quantifying loop nest locality using SPEC 1995 and the perfect benchmarks. ACM Transactions on Computer Systems\u00a017(4), 288\u2013336 (1999)","journal-title":"ACM Transactions on Computer Systems"},{"key":"5_CR27","doi-asserted-by":"crossref","unstructured":"Mellor-Crummey, J., Fowler, R., Whalley, D.B.: Tools for application-oriented performance tuning. In: Proceedings of the 15th ACM International Conference on Supercomputing, Sorrento, Italy (June 2001)","DOI":"10.1145\/377792.377826"},{"key":"5_CR28","unstructured":"Shen, X., Zhong, Y., Ding, C.: Regression-based multi-model prediction of data reuse signature. In: Proceedings of the 4th Annual Symposium of the Las Alamos Computer Science Institute, Sante Fe, Mexico (November 2003)"},{"key":"5_CR29","doi-asserted-by":"crossref","unstructured":"Shen, X., Zhong, Y., Ding, C.: Locality phase prediction. In: Proceedings of the Eleventh International Conference on Architect ural Support for Programming Languages and Operating Systems (ASPLOS XI), Boston, MA (2004) (to appear)","DOI":"10.1145\/1024393.1024414"},{"key":"5_CR30","doi-asserted-by":"crossref","unstructured":"Sherwood, T., Sair, S., Calder, B.: Phase tracking and prediction. In: Proceedings of International Symposium on Computer Architecture, San Diego, CA (June 2003)","DOI":"10.1145\/859654.859657"},{"key":"5_CR31","doi-asserted-by":"crossref","unstructured":"Triolet, R., Irigoin, F., Feautrier, P.: Direct parallelization of CALL statements. In: Proceedings of the SIGPLAN 1986 Symposium on Compiler Construction, Palo Alto, CA (June 1986)","DOI":"10.1145\/12276.13329"},{"key":"5_CR32","doi-asserted-by":"crossref","unstructured":"Zhong, Y., Dropsho, S.G., Ding, C.: Miss rate prediction across all program inputs. In: Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, New Orleans, Louisiana (September 2003)","DOI":"10.1109\/PACT.2003.1238004"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for High Performance Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11532378_5.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:09:28Z","timestamp":1605625768000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11532378_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540280095","9783540318132"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/11532378_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}