{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:10:59Z","timestamp":1725559859964},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540281269"},{"type":"electronic","value":"9783540318262"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11535294_29","type":"book-chapter","created":{"date-parts":[[2005,9,27]],"date-time":"2005-09-27T13:50:17Z","timestamp":1127829017000},"page":"331-345","source":"Crossref","is-referenced-by-count":0,"title":["Comprehensive Cache Inspection with Hardware Monitors"],"prefix":"10.1007","author":[{"given":"Jie","family":"Tao","sequence":"first","affiliation":[]},{"given":"J\u00fcrgen","family":"Jeitner","sequence":"additional","affiliation":[]},{"given":"Carsten","family":"Trinitis","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Karl","sequence":"additional","affiliation":[]},{"given":"Josef","family":"Weidendorfer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"29_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1007\/3-540-45706-2_22","volume-title":"Euro-Par 2002. Parallel Processing","author":"E. Berg","year":"2002","unstructured":"Berg, E., Hagersten, E.: SIP: Performance Tuning through Source Code Interdependence. In: Monien, B., Feldmann, R.L. (eds.) Euro-Par 2002. LNCS, vol.\u00a02400, pp. 177\u2013186. Springer, Heidelberg (2002)"},{"issue":"3","key":"29_CR2","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1177\/109434200001400303","volume":"14","author":"S. Browne","year":"2000","unstructured":"Browne, S., Dongarra, J., Garner, N., Ho, G., Mucci, P.: A portable programming interface for performance evaluation on modern processors. The International Journal of High Performance Computing Applications\u00a014(3), 189\u2013204 (Fall 2000)","journal-title":"The International Journal of High Performance Computing Applications"},{"key":"29_CR3","unstructured":"Digital Equipment Cooperation. Alpha 21164 Microprocessor Hardware Reference Manual. Technical report (1995)"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Ghosh, S., Martonosi, M., Malik, S.: Automated Cache Optimizations using CME Driven Diagnosis. In: Proceedings of the 2000 International Conference on Supercomputing, pp. 316\u2013326 (2000)","DOI":"10.1145\/335231.335262"},{"key":"29_CR5","unstructured":"Intel Corporation. Intel Itanium Architecture Software Developer\u2019s Manual, vol. 1\u20133 (2002), Available at \n                  \n                    http:\/\/developer.intel.com\/design\/itanium\/manuals\/iiasdmanual.htm"},{"key":"29_CR6","unstructured":"Intel Corporation. IA-32 Intel Architecture Software Developer\u2019s Manual, vol. 1\u20133 (2004), Available at Intel\u2019s developer website"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Magnusson, P.S., Werner, B.: Efficient Memory Simulation in SimICS. In: Proceedings of the 8th Annual Simulation Symposium, Phoenix, Arizona, USA (April 1995)","DOI":"10.1109\/SIMSYM.1995.393593"},{"issue":"4","key":"29_CR8","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/2.375175","volume":"28","author":"M. Martonosi","year":"1995","unstructured":"Martonosi, M., Gupta, A., Anderson, T.: Tuning Memory Performance of Sequential and Parallel Programs. Computer\u00a028(4), 32\u201340 (1995)","journal-title":"Computer"},{"key":"29_CR9","doi-asserted-by":"crossref","unstructured":"Martonosi, M., Gupta, A., Anderson, T.E.: Tuning Memory Performance in Sequential and Parallel Programs. IEEE Computer, 32\u201340 (April 1995)","DOI":"10.1109\/2.375175"},{"key":"29_CR10","unstructured":"Sun Microsystems. UltraSPARC IIi User\u2019s Manual (October 1997), Available at \n                  \n                    http:\/\/www.sun.com\/processors\/documentation.html"},{"key":"29_CR11","unstructured":"Tao, J., Schulz, M., Karl, W.: A Simulation Tool for Evaluating Shared Memory Systems. In: Proceedings of the 36th Annual Simulation Symposium, Orlando, Florida, April 2003, pp. 335\u2013342 (2003)"},{"key":"29_CR12","doi-asserted-by":"crossref","unstructured":"Welbon, E., et al.: The POWER2 Performance Monitor. IBM Journal of Research and Development\u00a038(5) (1994)","DOI":"10.1147\/rd.385.0545"},{"key":"29_CR13","doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proceedings of the 22nd Annual International Symposium on Computer Architecture, June 1995, pp. 24\u201336 (1995)","DOI":"10.1145\/223982.223990"}],"container-title":["Lecture Notes in Computer Science","Parallel Computing Technologies"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11535294_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:52:00Z","timestamp":1619506320000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11535294_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540281269","9783540318262"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11535294_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}