{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:52Z","timestamp":1725566932521},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540281283"},{"type":"electronic","value":"9783540318231"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11535409_75","type":"book-chapter","created":{"date-parts":[[2010,9,28]],"date-time":"2010-09-28T01:23:48Z","timestamp":1285637028000},"page":"514-521","source":"Crossref","is-referenced-by-count":4,"title":["An Efficient Verification Method for Microprocessors Based on the Virtual Machine"],"prefix":"10.1007","author":[{"given":"Jianfeng","family":"An","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoya","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shengbing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danghui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"75_CR1","unstructured":"Guangzuo, C., et al.: System level simulation, emulation and debug method for processors -a new method based HW \/SW. Computer Research and Development, China (2001)"},{"key":"75_CR2","doi-asserted-by":"crossref","unstructured":"Ho, R.C., Yang, C.H., Horowitz, M.A., Dill, D.L.: Architecture Validation for Processors. In: the Proceedings of the 22nd International Symposium on Computer Architecture, Santa Margherita Ligure, Italy (1995)","DOI":"10.1145\/223982.224450"},{"key":"75_CR3","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.: The SimpleScalar Tool Set, Version 2.0. University of Wisconsin Computer Sciences Technical Report 1342 (1997)","DOI":"10.1145\/268806.268810"},{"key":"75_CR4","doi-asserted-by":"crossref","unstructured":"Emer, J., Ahuja, P., Borch, E., Klauser, A., Chi-Keung, L., Shubhendu, S.M., Mukherjee, S., Patil, H., Wallace, S., Binkert, N., Arbor, A., Espasa, R., Juan, T.: Asim: A Performance Model Framework. IEEE Computer (2002)","DOI":"10.1109\/2.982918"},{"key":"75_CR5","doi-asserted-by":"crossref","unstructured":"Pai, V., Ranganathan, P., Adve, S.: RSIM Reference Manual Version 1.0. Technical Report 9705, Department of Electrical and Computer Engineering, Rice University (1997)","DOI":"10.1145\/271014.271015"},{"key":"75_CR6","unstructured":"Shen, J.: Effective techniques for processor validation and test, PhD thesis. University of TEXAS at AUSTION (1999)"},{"key":"75_CR7","unstructured":"Intel: Embedded Intel 486 processor family developer\u2019s manual (1997), http:\/\/www.intel.com"},{"key":"75_CR8","unstructured":"Simics: http:\/\/www.simics.net\/"},{"key":"75_CR9","unstructured":"Model Technology: ModelSim Foreign Language Interface, http:\/\/www.model.com\/"},{"key":"75_CR10","unstructured":"Altera: Quartus II Device Handbook, http:\/\/www.altera.com\/"},{"key":"75_CR11","unstructured":"Massa, A.J.: The debug method and skill using ROM monitors (2003), http:\/\/www.eetchina.com\/art8800312705617681\/617693.htm"},{"key":"75_CR12","unstructured":"Bochs: http:\/\/bochs.sourceforge.net\/"},{"key":"75_CR13","doi-asserted-by":"crossref","unstructured":"Mauer, C.J., Hill, M.D., Wood, D.A.: Full-System Timing-First Simulation. In: The 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems (2002)","DOI":"10.1145\/511334.511349"},{"key":"75_CR14","doi-asserted-by":"crossref","unstructured":"Yim, J.-S., Park, C.-J., Yang, W.-S.: Verification Methodology of Compatible Microprocessors. In: The proceedings of 34th Design Automation Conference (1997)","DOI":"10.1145\/266021.266040"},{"key":"75_CR15","unstructured":"Hu, J., Li, J., Hong, P.: The FPGA verification based ModelSim FLI interface. Application of electronic technique, China \u00a028(7) (2002)"},{"key":"75_CR16","doi-asserted-by":"crossref","unstructured":"Morris, J.: Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research. In: The 8th Asia-Pacific Computer Systems Architecture Conference (2003)","DOI":"10.1007\/978-3-540-39864-6_7"},{"key":"75_CR17","unstructured":"Giese, C., et al.: Protected mode demo code (1998), http:\/\/www.execpc.com\/geezer\/os\/"}],"container-title":["Lecture Notes in Computer Science","Embedded Software and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11535409_75.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T15:11:28Z","timestamp":1605625888000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11535409_75"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540281283","9783540318231"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11535409_75","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}