{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:12:13Z","timestamp":1725559933507},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540283201"},{"type":"electronic","value":"9783540318637"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11539902_130","type":"book-chapter","created":{"date-parts":[[2010,7,20]],"date-time":"2010-07-20T21:50:31Z","timestamp":1279662631000},"page":"1015-1021","source":"Crossref","is-referenced-by-count":1,"title":["A 32-Bit Binary Floating Point Neuro-Chip"],"prefix":"10.1007","author":[{"given":"Keerthi Laal","family":"Kala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Srinivas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"130_CR1","doi-asserted-by":"crossref","unstructured":"Ayala, J.L., Lomena, A.G., Lopez Vallejo, M., Fernandez, A.: Design of a Pipelined Hardware Architecture for Real-Time Neural Network Computations. In: IEEE Midwest Symposium on Circuits and Systems, Tulsa, Oklahama, USA (2002)","DOI":"10.1109\/MWSCAS.2002.1187247"},{"key":"130_CR2","volume-title":"Explorations in Parallel Distributed Processing: A Handbook of Models, Programs and Exercises","author":"J.L. McClelland","year":"1988","unstructured":"McClelland, J.L., Rumelhart, D.E.: Explorations in Parallel Distributed Processing: A Handbook of Models, Programs and Exercises. MIT Press, Cambridge (1988)"},{"key":"130_CR3","unstructured":"Guccione, S.A., Gonzalez, M.J.: A Neural Network Implementation using Reconfigurable Architectures \u201cMore FPGAs\u201d, Will Moore and Wayne Luk, Abingdon EE & CS Books, Abingdon, England, pp. 443\u2013451 (1993)"},{"key":"130_CR4","doi-asserted-by":"crossref","unstructured":"Thompson, J., Karra, N., Schulte, M.J.: A 64-bit Decimal Floating-Point Adder. In: Proceedings of IEEE Computer Society Annual Symposium on Emerging Trends in VLSI Systems Design, ISVLSI 2004 (2004)","DOI":"10.1109\/ISVLSI.2004.1339563"},{"key":"130_CR5","doi-asserted-by":"crossref","unstructured":"Nordstr\u00f5m, T., Svensson, B.: Using and Designing Massively Parallel Computers for Artificial Neural Networks. Journal of Parallel and Distributed Processing, 260\u2013285 (1992)","DOI":"10.1016\/0743-7315(92)90068-X"}],"container-title":["Lecture Notes in Computer Science","Advances in Natural Computation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11539902_130.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T20:17:21Z","timestamp":1605644241000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11539902_130"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540283201","9783540318637"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/11539902_130","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}