{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:11:19Z","timestamp":1742397079624},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540284741"},{"type":"electronic","value":"9783540319405"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11545262_28","type":"book-chapter","created":{"date-parts":[[2005,9,27]],"date-time":"2005-09-27T14:35:35Z","timestamp":1127831735000},"page":"383-397","source":"Crossref","is-referenced-by-count":29,"title":["The \u201cBackend Duplication\u201d Method"],"prefix":"10.1007","author":[{"given":"Sylvain","family":"Guilley","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Hoogvorst","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yves","family":"Mathieu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renaud","family":"Pacalet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"28_CR1","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: Proceedings of ESSCIRC 2002, pp. 403\u2013406 (2002)"},{"key":"28_CR2","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: A Logic Level Design Methodology for a Secure DPA Resistant ASIC or FPGA Implementation. In: Proceedings of DATE 2004, pp. 246\u2013251 (2004)","DOI":"10.1109\/DATE.2004.1268856"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Moore, S., Anderson, R., Cunningham, P., Mullins, R., Taylor, G.: Improving Smart Card Security using Self-timed Circuits. In: Proceedings of ASYNC 2002, pp. 211\u2013218 (2002)","DOI":"10.1109\/ASYNC.2002.1000311"},{"key":"28_CR4","doi-asserted-by":"crossref","unstructured":"Guilley, S., Hoogvorst, P., Mathieu, Y., Pacalet, R., Provost, J.: CMOS Structures Suitable for Secured Hardware. In: Proceedings of DATE 2004, pp. 1414\u20131415 (2004)","DOI":"10.1109\/DATE.2004.1269113"},{"key":"28_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology - CRYPTO \u201996","author":"P. Kocher","year":"1996","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol.\u00a01109, pp. 104\u2013113. Springer, Heidelberg (1996)"},{"key":"28_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis: Leaking Secrets. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"28_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"251","DOI":"10.1007\/3-540-44709-1_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2001","author":"K. Gandolfi","year":"2001","unstructured":"Gandolfi, K., Mourtel, C., Olivier, F.: Electromagnetic Analysis: Concrete Results. In: Ko\u00e7, \u00c7.K., Naccache, D., Paar, C. (eds.) CHES 2001. LNCS, vol.\u00a02162, pp. 251\u2013261. Springer, Heidelberg (2001)"},{"key":"28_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/978-3-540-28632-5_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"D. Sokolov","year":"2004","unstructured":"Sokolov, D., Murphy, J., Bystrov, A.: Improving the Security of Dual-Rail Circuits. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 282\u2013297. Springer, Heidelberg (2004)"},{"key":"28_CR9","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Place and Route for Secure Standard Cell Design. In: Proceedings of CARDIS 2004, pp. 143\u2013158 (2004)","DOI":"10.1007\/1-4020-8147-2_10"},{"key":"28_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1007\/3-540-48059-5_15","volume-title":"Cryptographic Hardware and Embedded Systems","author":"L. Goubin","year":"1999","unstructured":"Goubin, L., Patarin, J.: DES and Differential Power Analysis (The \u201dDuplication\u201d Method). In: Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 1999. LNCS, vol.\u00a01717, pp. 158\u2013172. Springer, Heidelberg (1999)"},{"key":"28_CR11","unstructured":"LEF\/DEF parsers: \n                    \n                      http:\/\/openeda.si2.org\/projects\/lefdef\/\n                    \n                    \n                   or \n                    \n                      http:\/\/www.cadence.com\/partners\/languages\/languages.aspx"},{"key":"28_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"125","DOI":"10.1007\/978-3-540-45238-6_11","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"K. Tiri","year":"2003","unstructured":"Tiri, K., Verbauwhede, I.: Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 125\u2013136. Springer, Heidelberg (2003)"},{"key":"28_CR13","unstructured":"Bouesse, G., Renaudin, M., Robisson, B., Beign\u00e9, E., Liardet, P.Y., Prevosto, S., Sonzogni, J.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Concrete Results. In: Proceedings of DCIS 2004., Bordeaux, France (2004)"},{"key":"28_CR14","doi-asserted-by":"crossref","unstructured":"Bouesse, G., Renaudin, M., Dumont, S., Germain, F.: DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement. In: Proceedings of DATE 2005, Munich, Germany, pp. 424\u2013429 (2005)","DOI":"10.1109\/DATE.2005.124"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2005"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11545262_28.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T06:57:04Z","timestamp":1619506624000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11545262_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540284741","9783540319405"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11545262_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}