{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,28]],"date-time":"2025-02-28T05:10:53Z","timestamp":1740719453281,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540287001"},{"type":"electronic","value":"9783540319252"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11549468_65","type":"book-chapter","created":{"date-parts":[[2010,10,25]],"date-time":"2010-10-25T17:18:34Z","timestamp":1288027114000},"page":"582-591","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["A Novel Lightweight Directory Architecture for Scalable Shared-Memory Multiprocessors"],"prefix":"10.1007","author":[{"given":"Alberto","family":"Ros","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 M.","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"65_CR1","volume-title":"Parallel Computer Architecture: A Hardware\/ Software Approach","author":"D. Culler","year":"1999","unstructured":"Culler, D., Singh, J., Gupta, A.: Parallel Computer Architecture: A Hardware\/ Software Approach. Morgan Kaufmann Publishers, Inc., San Francisco (1999)"},{"key":"65_CR2","doi-asserted-by":"publisher","first-page":"755","DOI":"10.1109\/TPDS.2004.27","volume":"15","author":"M. Acacio","year":"2004","unstructured":"Acacio, M., Gonz\u00e1lez, J., Garc\u00eda, J., Duato, J.: An Architecture for High- Performance Scalable Shared-Memory Multiprocessors Exploiting On-chip Integration. IEEE Transactions on Parallel and Distributed Systems\u00a015, 755\u2013768 (2004)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"65_CR3","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/TPDS.2005.4","volume":"16","author":"M. Acacio","year":"2005","unstructured":"Acacio, M., Gonz\u00e1lez, J., Garc\u00eda, J., Duato, J.: A Two-Level Directory Architecture for Highly Scalable cc-NUMA Multiprocessors. IEEE Transactions on Parallel and Distributed Systems\u00a016, 67\u201379 (2005)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"65_CR4","doi-asserted-by":"crossref","unstructured":"Laudon, J., Lenosky, D.: The SGI Origin: A cc-NUMA Highly Scalable Server. In: Proc. of the 24th Int\u2019l Symposium on Computer Architecture (ISCA 1997), pp. 241\u2013251 (1997)","DOI":"10.1145\/384286.264206"},{"key":"65_CR5","first-page":"12","volume":"12","author":"L. Gwennap","year":"1998","unstructured":"Gwennap, L.: Alpha 21364 to Ease Memory Bottleneck. Microprocessor Report\u00a012, 12\u201315 (1998)","journal-title":"Microprocessor Report"},{"key":"65_CR6","unstructured":"Ahmed, A., Conway, P., Hughes, B., Weber, F.: AMDOpteron TM Shared Memory MP Systems. In: Proc. 14th HotChips Symposium (2002)"},{"key":"65_CR7","doi-asserted-by":"crossref","unstructured":"Martin, M., Sorin, D., Ailamaki, A., Alameldeen, A., Dickson, R., Mauer, C., Moore, K., Plakal, M., Hill, M., Wood, D.: Timestamp Snooping: An Approach for Extending SMPS. In: Proc. of the 9th Int\u2019l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX), pp. 25\u201336 (2000)","DOI":"10.1145\/378993.378998"},{"key":"65_CR8","doi-asserted-by":"crossref","unstructured":"Martin, M., Sorin, D., Hill, M., Wood, D.: Bandwidth Adaptive Snooping. In: Proc. of the 8th Int\u2019l Symposium on High Performance Computer Architecture (HPCA- 8), pp. 251\u2013262 (2002)","DOI":"10.1109\/HPCA.2002.995715"},{"key":"65_CR9","doi-asserted-by":"crossref","unstructured":"Martin, M., Hill, M., Wood, D.: Token Coherence: Decoupling Performance and Correctness. In: Proc. of the 30th Int\u2019l Symposium on Computer Architecture (ISCA 2003), pp. 182\u2013193 (2003)","DOI":"10.1145\/871656.859640"},{"key":"65_CR10","unstructured":"Gupta, A., Weber, W., Mowry, T.: Reducing Memory Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes. In: Proc. Int\u2019l Conference on Parallel Processing (ICPP 1990), pp. 312\u2013321 (1990)"},{"key":"65_CR11","doi-asserted-by":"crossref","unstructured":"Mukherjee, S., Hill, M.: An Evaluation of Directory Protocols for Medium-Scale Shared-Memory Multiprocessors. In: Proc. of the 8th Int\u2019l Conference on Supercomputing (ICS 1994), pp. 64\u201374 (1994)","DOI":"10.1145\/181181.181271"},{"key":"65_CR12","doi-asserted-by":"crossref","unstructured":"Hughes, C., Pai, V., Ranganathan, P., Adve, S.: RSIM: Simulating Shared- Memory Multiprocessors with ILP Processors. IEEE Computer\u00a035 (2002)","DOI":"10.1109\/2.982915"},{"key":"65_CR13","unstructured":"Fern\u00e1ndez, R., Garc\u00eda, J.: RSIMx86: A Cost Effective Performance Simulator. In: Proc. of the High Performance Computing & Simulation (HPC&S) Conference (2005)"},{"key":"65_CR14","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/2.707614","volume":"31","author":"M. Hill","year":"1998","unstructured":"Hill, M.: Multiprocessors Should Support Simple Memory-Consistency Models. IEEE Computer\u00a031, 28\u201334 (1998)","journal-title":"IEEE Computer"},{"key":"65_CR15","doi-asserted-by":"crossref","unstructured":"Woo, S., Ohara, M., Torrie, E., Singh, J., Gupta, A.: The SPLASH-2 Programs: Characterization and Methodological Considerations. In: Proc. of the 22nd Int\u2019l Symposium on Computer Architecture (ISCA 1995), pp. 24\u201336 (1995)","DOI":"10.1145\/225830.223990"},{"key":"65_CR16","doi-asserted-by":"crossref","unstructured":"Mukherjee, S., Sharma, S., Hill, M., Larus, J., Rogers, A., Saltz, J.: Efficient Support for Irregular Applications on Distributed-Memory Machines. In: Proc. of the 5th Int\u2019l Symposium on Principles & Practice of Parallel Programming (PPOPP 1995), pp. 68\u201379 (1995)","DOI":"10.1145\/209937.209945"},{"key":"65_CR17","doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., Sharma, M., Steely, S., Doren, S.V.: Architecture and Design of AlphaServer GS320. In: Proc. of the 9th Int\u2019l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS IX), pp. 13\u201324 (2000)","DOI":"10.1145\/356989.356991"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2005 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11549468_65","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,27]],"date-time":"2025-02-27T05:23:26Z","timestamp":1740633806000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11549468_65"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540287001","9783540319252"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11549468_65","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}