{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T18:58:11Z","timestamp":1761418691584},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540288947"},{"type":"electronic","value":"9783540319832"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11552413_184","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T15:45:01Z","timestamp":1285775101000},"page":"1291-1296","source":"Crossref","is-referenced-by-count":5,"title":["Binary Neural Networks \u2013 A CMOS Design Approach"],"prefix":"10.1007","author":[{"given":"Amol","family":"Deshmukh","sequence":"first","affiliation":[]},{"given":"Jayant","family":"Morghade","sequence":"additional","affiliation":[]},{"given":"Akashdeep","family":"Khera","sequence":"additional","affiliation":[]},{"given":"Preeti","family":"Bajaj","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"184_CR1","first-page":"335","volume-title":"A Digital VLSI Architecture for Real-World Applications","author":"D. Hammerstrom","year":"1995","unstructured":"Hammerstrom, D.: A Digital VLSI Architecture for Real-World Applications, San Diego, CA, pp. 335\u2013358. Academic Press, London (1995)"},{"key":"184_CR2","doi-asserted-by":"crossref","unstructured":"Verleysen, M., et al.: A Large VLSI Fully Interconnected Neural Network. In: 1988 Symposium on VLSI circuits, Tokyo (Japan), August 22-24, pp. 27\u201328 (1988)","DOI":"10.1109\/VLSIC.1988.1037407"},{"key":"184_CR3","unstructured":"Bieu, V.: How to Build VLSI-Efficient Neural Chips. In: Proceedings of the Intl. ICSC Symposium on Engineering of Intelligent Systems EIS 1998 (1998)"},{"key":"184_CR4","unstructured":"Zurada, J.M.: Introduction to Artificial Neural Systems, West-publishing company"},{"key":"184_CR5","doi-asserted-by":"crossref","unstructured":"Diorio, C., et al.: Adaptive CMOS: From Biological Inspiration to Systems.on.a-Chip. Proceedings of the IEEE\u00a090(3) (March 2002)","DOI":"10.1109\/5.993402"},{"issue":"11","key":"184_CR6","doi-asserted-by":"publisher","first-page":"1972","DOI":"10.1109\/16.543035","volume":"43","author":"C. Diorio","year":"1996","unstructured":"Diorio, C., Hasler, P., Minch, B.A., Mead, C.A.: A Single- Transistor Silicon Synapse. IEEE Tran. on Electron Devices\u00a043(11), 1972\u20131980 (1996)","journal-title":"IEEE Tran. on Electron Devices"},{"key":"184_CR7","unstructured":"Smith, D., Maitra, S.: Design and Implementation of a Binary Neural Network E158 Intro to CMOS VLSI Design"},{"key":"184_CR8","unstructured":"Microwind User.s Manual, INSA Toulouse, National Institute of Applied Sciences, Department of Electrical & Computer Engineering"},{"key":"184_CR9","unstructured":"Tanner Tools Manual, Tanner Research INC, USA"}],"container-title":["Lecture Notes in Computer Science","Knowledge-Based Intelligent Information and Engineering Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11552413_184.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:02:04Z","timestamp":1619506924000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11552413_184"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540288947","9783540319832"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/11552413_184","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}