{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:10:39Z","timestamp":1725567039650},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540288947"},{"type":"electronic","value":"9783540319832"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11552413_26","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T15:45:01Z","timestamp":1285775101000},"page":"176-183","source":"Crossref","is-referenced-by-count":0,"title":["Reconfigurable Power-Aware Scalable Booth Multiplier"],"prefix":"10.1007","author":[{"given":"Hanho","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"26_CR1","doi-asserted-by":"crossref","unstructured":"Wang, A., Chandrakasan, A.P.: Energy-Efficient DSPs for Wireless Sensor Networks. IEEE Signal Processing Magazine, 68\u201378 (2002)","DOI":"10.1109\/MSP.2002.1012351"},{"issue":"6","key":"26_CR2","doi-asserted-by":"publisher","first-page":"757","DOI":"10.1109\/92.974890","volume":"9","author":"M. Bhardwaj","year":"2001","unstructured":"Bhardwaj, M., Min, R., Chandrakasan, A.P.: Quantifying and Enhancing Power-Awareness of VLSI Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a09(6), 757\u2013772 (2001)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"26_CR3","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MWC.2002.1028875","volume":"9","author":"R. Min","year":"2002","unstructured":"Min, R., Bhardwaj, M., Cho, S.-H., Ickes, N., Shih, E., Sinha, A., Wang, A., Chandrakasan, A.: Energy-Centric Enabling Technologies for Wireless Sensor Networks. IEEE Wireless Communications\u00a09(4), 28\u201339 (2002)","journal-title":"IEEE Wireless Communications"},{"issue":"7","key":"26_CR4","doi-asserted-by":"crossref","first-page":"926","DOI":"10.1109\/JSSC.2002.1015692","volume":"37","author":"Y. Liao","year":"2002","unstructured":"Liao, Y., Roberts, D.B.: A High-Performance and Low-Power 32-bit Multiply- Accumulate Unit With Single-Instruction-Multiple-Data (SIMD) Feature. IEEE Journal of Solid-State Circuits\u00a037(7), 926\u2013931 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"26_CR5","doi-asserted-by":"publisher","first-page":"902","DOI":"10.1109\/82.868458","volume":"47","author":"F. Elguibaly","year":"2000","unstructured":"Elguibaly, F.: A Fast Parallel Multiplier-Accumulator using the Modified Booth Algorithm. IEEE Transactions on Circuits and Systems\u00a047(9), 902\u2013908 (2000)","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"3","key":"26_CR6","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/TVLSI.2003.810788","volume":"11","author":"O. Chen","year":"2003","unstructured":"Chen, O., Wang, S., Wu, Y.-W.: Minimization of Switching Activities of Partial Products for Designing Low-Power Multipliers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a011(3), 418\u2013433 (2003)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"11","key":"26_CR7","doi-asserted-by":"publisher","first-page":"1470","DOI":"10.1109\/TCSI.2003.817779","volume":"50","author":"S.-J. Jou","year":"2003","unstructured":"Jou, S.-J., Tsai, M.-H., Tsao, Y.-L.: Low-Error Reduced-Width Multipliers for DSP Applications. IEEE Transactions on Circuits and Systems-I\u00a050(11), 1470\u20131474 (2003)","journal-title":"IEEE Transactions on Circuits and Systems-I"},{"key":"26_CR8","doi-asserted-by":"crossref","unstructured":"Wang, A., Chandrakasan, A.P.: Energy-Aware Architectures for a Real-Valued FFT Implemenattion. In: Proceedings of ISLPED (2003), pp. 360\u2013365 (2003)","DOI":"10.1145\/871506.871598"},{"key":"26_CR9","unstructured":"Emnett, F., Biegel, M.: Power Reduction Through RTL Clock Gating, SNUG, San Jose (2000)"}],"container-title":["Lecture Notes in Computer Science","Knowledge-Based Intelligent Information and Engineering Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11552413_26.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:44:22Z","timestamp":1605642262000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11552413_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540288947","9783540319832"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/11552413_26","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}