{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:35:32Z","timestamp":1740548132915,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_18","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"166-176","source":"Crossref","is-referenced-by-count":0,"title":["Energy-Aware System-on-Chip for 5 GHz Wireless LANs"],"prefix":"10.1007","author":[{"given":"Labros","family":"Bisdounis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyros","family":"Blionas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spiridon","family":"Nikolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Zafalon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","unstructured":"IEEE: \u2018Supplement to IEEE standard for information technology - Telecommunications and informa-tion exchange between systems - Local and metropolitan area networks - Specific requirements - Part 11: WLAN Medium Access Control & Physical Layer in the 5 GHz band\u2019, IEEE Std. 802.11a (1999)"},{"key":"18_CR2","unstructured":"ETSI BRAN: HIPERLAN Type 2: System overview, TR 101 683 (February 2000)"},{"key":"18_CR3","unstructured":"ETSI BRAN: HIPERLAN Type 2: Physical (PHY) layer, TS 101 475 (April 2000)"},{"key":"18_CR4","volume-title":"OFDM for mobile multimedia communications","author":"R. Nee Van","year":"1999","unstructured":"Van Nee, R., Prasad, R.: OFDM for mobile multimedia communications. Artech House, MA (1999)"},{"key":"18_CR5","first-page":"359","volume":"85","author":"J. Kneip","year":"2002","unstructured":"Kneip, J., Weiss, M., Drescher, W., Aue, V., Strobel, J., Oberthur, T., Bole, M., Fettweis, G.: Single chip programmable baseband ASSP for 5 GHz wireless LAN applications. IEICE Trans. Electronics\u00a085, 359\u2013367 (2002)","journal-title":"IEICE Trans. Electronics"},{"key":"18_CR6","doi-asserted-by":"publisher","first-page":"1829","DOI":"10.1109\/4.962306","volume":"36","author":"W. Eberle","year":"2001","unstructured":"Eberle, W., Derudder, V., Vanwijnsberghe, G., Vergara, M., Deneire, L., Van der Perre, L., Engels, M.G.E., Bolsens, I., De Man, H.: 80-Mb\/s QPSK and 72-Mb\/s 64-QAM flexible and scalable digital OFDM transceiver ASICs for wireless local area networks in the 5- GHz band. IEEE J. Solid-State Circuits\u00a036, 1829\u20131838 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Bisdounis, L., Dre, C., Blionas, S., Metafas, D., Tatsaki, A., Ieromnimon, F., Macii, E., Rouzet, P., Zafalon, R., Benini, L.: Low-power system-on-chip architecture for wireless LANs. In: IEE Proc. Computers and Digital Techniques, vol.\u00a0151, pp. 2\u201315 (2004)","DOI":"10.1049\/ip-cdt:20030978"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Drosos, S., Bisdounis, L., Metafas, D., Blionas, S., Tatsaki, A., Papadopoulos, G.: Hardware- software design and validation framework for wireless LAN modems. In: IEE Proc. Computers and Digital Techniques, vol.\u00a0151, pp. 173\u2013182 (2004)","DOI":"10.1049\/ip-cdt:20040496"},{"key":"18_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1007\/978-3-540-30205-6_35","volume-title":"Integrated Circuit and System Design","author":"S. Drosos","year":"2004","unstructured":"Drosos, S., Bisdounis, L., Metafas, D., Blionas, S., Tatsaki, A.: A multi-level validation methodology for wireless network applications. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 332\u2013341. Springer, Heidelberg (2004)"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Martin, G.: UML for embedded systems specification and design: Motivation and overview. In: Proc. DATE, Paris, France, March 4-8, pp. 773\u2013775 (2002)","DOI":"10.1109\/DATE.2002.998386"},{"key":"18_CR11","unstructured":"BullDAST s.r.l., PowerChecker. User Manual, Version 4.0 (2004)"},{"key":"18_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1007\/3-540-45716-X_8","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"S. Nikolaidis","year":"2002","unstructured":"Nikolaidis, S., Kavvadias, N., Neofotistos, P., Kosmatopoulos, K., Laopoulos, T., Bisdounis, L.: In-strumentation set-up for instruction-level power modeling. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, p. 71. Springer, Heidelberg (2002)"},{"key":"18_CR13","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1109\/92.994985","volume":"10","author":"L. Benini","year":"2002","unstructured":"Benini, L., Macchiarulo, L., Macii, A., Poncino, M.: Layout-driven memory synthesis for embedded systems-on-chip. IEEE Trans. on VLSI Systems\u00a010, 96\u2013105 (2002)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"18_CR14","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M.R. Stan","year":"1995","unstructured":"Stan, M.R., Burleson, W.P.: Bus-invert coding for low-power I\/O. IEEE Trans. on VLSI Systems\u00a03, 49\u201358 (1995)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"18_CR15","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/54.329448","volume":"11","author":"C.L. Su","year":"1994","unstructured":"Su, C.L., Tsui, C.Y., Despain, A.M.: Saving power in the control path of embedded processors. IEEE Design and Test of Computers\u00a011, 24\u201330 (1994)","journal-title":"IEEE Design and Test of Computers"},{"key":"18_CR16","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/92.736129","volume":"6","author":"E. Musoll","year":"1998","unstructured":"Musoll, E., Lang, T., Cortadella, J.: Working-zone encoding for reducing the energy in microproces-sor address buses. IEEE Trans. on VLSI Systems\u00a06, 568\u2013572 (1998)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"18_CR17","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/43.863637","volume":"19","author":"L. Benini","year":"2000","unstructured":"Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Architectures and synthesis algorithms for power-efficient bus interfaces. IEEE Trans. on Computer-Aided Design\u00a019, 969\u2013980 (2000)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"18_CR18","unstructured":"Magma Design Automation, Gain-based synthesis: Speeding RTL to silicon., White paper (2002)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:34:30Z","timestamp":1740540870000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/11556930_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}