{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:09:01Z","timestamp":1725566941587},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_23","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"217-226","source":"Crossref","is-referenced-by-count":1,"title":["Leakage and Dynamic Glitch Power Minimization Using Integer Linear Programming for Vth Assignment and Path Balancing"],"prefix":"10.1007","author":[{"given":"Yuanlin","family":"Lu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"23_CR1","unstructured":"Wei, L., Roy, K., De, V.K.: Low Voltage Low Power CMOS Design Techniques for Deep Submicron ICs. In: Proc. 13th International Conf. VLSI Design, pp. 24\u201329 (2000)"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Ketkar, M., Sapatnekar, S.S.: Standby Power Optimization via Transistor Sizing and Dual Threshold Voltage Assignment. In: Proc. ICCAD, pp. 375\u2013378 (2002)","DOI":"10.1145\/774572.774628"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Wei, L., Chen, Z., Johnson, M., Roy, K.: Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits. In: Proc. DAC, pp. 489\u2013494 (1998)","DOI":"10.1145\/277044.277179"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Wei, L., Chen, Z., Roy, K., Ye, Y., De, V.: Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications. In: Proc. DAC, pp. 430\u2013435 (1999)","DOI":"10.1145\/309847.309974"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Wang, Q., Vrudhula, S.B.K.: Static Power Optimization of Deep Submicron CMOS Circuits for Dual VT Technology. In: Proc. ICCAD, pp. 490\u2013496 (1998)","DOI":"10.1145\/288548.289076"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Nguyen, D., Davare, A., Orshansky, M., Chinney, D., Thompson, B., Keutzer, K.: Minimization of Dynamic and Static Power Through Joint Assignment of Threshold Voltages and Sizing Optimization. In: Proc. ISLPED, pp. 158\u2013163 (2003)","DOI":"10.1145\/871506.871545"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Agrawal, V.D.: Low Power Design by Hazard Filtering. In: Proc. 10tth International Conference on VLSI Design, pp. 193\u2013197 (1997)","DOI":"10.1109\/ICVD.1997.568075"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Raja, T., Agrawal, V.D., Bushnell, M.L.: Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program. In: Proc. 16th International Conference on VLSI Design, pp. 527\u2013532 (2003)","DOI":"10.1109\/ICVD.2003.1183188"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Mahapatra, N.R., Garimella, S.V., Tarbeen, A.: An Empirical and Analytical Comparison of Delay Elements and a New Delay Element Design. In: Proc. IEEE Computer Society workshop on VLSI, pp. 81\u201386 (2000)","DOI":"10.1109\/IWV.2000.844534"},{"key":"23_CR10","volume-title":"AMPL: A Modeling Language for Mathematical Programming","author":"R. Fourer","year":"1993","unstructured":"Fourer, R., Gay, D.M., Kernighan, B.W.: AMPL: A Modeling Language for Mathematical Programming. The Scientific Press, South San Francisco (1993)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_23.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:47:34Z","timestamp":1605642454000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11556930_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}