{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:35:03Z","timestamp":1740548103834,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_29","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"277-285","source":"Crossref","is-referenced-by-count":3,"title":["Switching Sensitive Driver Circuit to Combat Dynamic Delay in On-Chip Buses"],"prefix":"10.1007","author":[{"given":"Roshan","family":"Weerasekera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li-Rong","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh","family":"Pamunuwa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannu","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"29_CR1","doi-asserted-by":"crossref","unstructured":"Khang, A.B., Muddu, S., Sarto, E.: On switch factor based analysis of coupled rc interconnects. In: Proceedings of IEEE Int Design Automation Conference, pp. 79\u201384 (2003)","DOI":"10.1145\/337292.337318"},{"key":"29_CR2","volume-title":"Circuits, Interconnections and Packaging for VLSI","author":"H.B. Backoglu","year":"1990","unstructured":"Backoglu, H.B.: Circuits, Interconnections and Packaging for VLSI. Addison-Wesley, Reading (1990)"},{"key":"29_CR3","doi-asserted-by":"publisher","first-page":"224","DOI":"10.1109\/TVLSI.2003.810800","volume":"11","author":"D. Pamunuwa","year":"2003","unstructured":"Pamunuwa, D., Zheng, L.R., Tenhunen, H.: Maximizing throughput over parallel wire structures in the deep submicrometer regime. IEEE transactions on Very Large Scale Integration (VLSI) Systems\u00a011, 224\u2013243 (2003)","journal-title":"IEEE transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Kaul, H., Sylvester, D., Blaauw, D.: Active shields: A new approach to shielding global wires. In: Proceedings of the 12th ACM great Lakes Symposium on VLSI, pp. 112\u2013117 (2002)","DOI":"10.1145\/505306.505331"},{"key":"29_CR5","doi-asserted-by":"publisher","first-page":"531","DOI":"10.1109\/4.499729","volume":"31","author":"T. Iima","year":"1996","unstructured":"Iima, T., Mizuno, M., Horiuchi, T., Yamashina, M.: Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ulsi. IEEE Journal of Solid-State Circuits\u00a031, 531\u2013536 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"29_CR6","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/43.974137","volume":"21","author":"A. Nalamalpu","year":"2002","unstructured":"Nalamalpu, A., Sirinivasan, S., Burleson, W.P.: Boosters for driving long onchip interconnects-design issues, interconnect synthesis, and comparison with repeaters. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a021, 50\u201362 (2002)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"29_CR7","doi-asserted-by":"crossref","unstructured":"Weerasekera, R., Zheng, L.R., Pamunuwa, D., Tenhunen, H.: Crosstalk immune interconnect driver design. In: Proceedings of International Symposium on Systemon-Chip, pp. 139\u2013142 (2004)","DOI":"10.1109\/ISSOC.2004.1411168"},{"key":"29_CR8","doi-asserted-by":"crossref","unstructured":"Katoch, A., Jain, S., Meijer, M.: Aggressor aware repeater circuits for improving on-chip bus performance and robustness. In: Conference on European Solid-State Circuits ESSCIRC 2003, pp. 261\u2013264 (2003)","DOI":"10.1109\/ESSCIRC.2003.1257122"},{"key":"29_CR9","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1016\/j.sysarc.2003.07.003","volume":"50","author":"J. Liu","year":"2004","unstructured":"Liu, J., Zheng, L.R., Tenhunen, H.: Interconnect intellectual property for networkon- chip(noc). Journal of Systems Architecture\u00a050, 65\u201379 (2004)","journal-title":"Journal of Systems Architecture"},{"key":"29_CR10","unstructured":"Tenhunen, H., Zheng, L.R.: Introduction to electrical issues in soc\/sop. Workshop Notes (2002)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:34:37Z","timestamp":1740540877000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11556930_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}