{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:35:00Z","timestamp":1740548100993,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_34","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"329-336","source":"Crossref","is-referenced-by-count":0,"title":["Output Resistance Scaling Model for Deep-Submicron Cmos Buffers for Timing Performance Optimisation"],"prefix":"10.1007","author":[{"given":"Gregorio","family":"Cappuccino","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Pugliese","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Cocorullo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"34_CR1","doi-asserted-by":"publisher","first-page":"662","DOI":"10.1109\/4.663576","volume":"33","author":"P.J. Restle","year":"1998","unstructured":"Restle, P.J., Jenkins, K.A., Deutsch, A., Cook, P.W.: Measurament and Modelling of On- Chip Transmission Line Effects in a 400 MHz Microprocessor. IEEE Journal of Solid-State Circuits\u00a033(4), 662\u2013665 (1998)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"34_CR2","volume-title":"Digital integrated circuits: a design perspective","author":"J.M. Rabaey","year":"2003","unstructured":"Rabaey, J.M., Chandrakasan, A., Nikolic, B.: Digital integrated circuits: a design perspective, 2nd edn. Prentice-Hall International, New Jersey (2003)","edition":"2"},{"key":"34_CR3","doi-asserted-by":"crossref","unstructured":"Ismail, Y.I., Friedman, E.G.: Optimum repeater insertion based on a CMOS delay model for on-chip RLC interconnect. In: Proceedings Eleventh Annual IEEE International ASIC Conference, pp. 369\u2013373 (1998)","DOI":"10.1109\/ASIC.1998.723040"},{"issue":"20","key":"34_CR4","doi-asserted-by":"publisher","first-page":"1937","DOI":"10.1049\/el:19981381","volume":"34","author":"G. Cappuccino","year":"1998","unstructured":"Cappuccino, G., Cocorullo, G., Corsonello, P.: Cmos buffer sizing for long on-chip interconnects. IEE Electronics Letters\u00a034(20), 1937\u20131938 (1998)","journal-title":"IEE Electronics Letters"},{"issue":"10","key":"34_CR5","first-page":"1081","volume":"12","author":"P. Heydari","year":"2004","unstructured":"Heydari, P., Mohanavelu, R.: Design of ultrahigh-speed low-voltage CMOS CML buffers and latches Very Large Scale Integration (VLSI) Systems. IEEE Transactions on\u00a012(10), 1081\u20131093 (2004)","journal-title":"IEEE Transactions on"},{"key":"34_CR6","doi-asserted-by":"crossref","unstructured":"Nalamalpu, A., Burleson, W.: Repeater insertion in deep sub-micron CMOS: ramp-based analytical model and placement sensitivity analysis. In: Proceedings ISCAS 2000, Geneva, Swiss, vol.\u00a03, pp. 766\u2013769 (2000)","DOI":"10.1109\/ISCAS.2000.856173"},{"key":"34_CR7","doi-asserted-by":"crossref","unstructured":"Tadeusiewicz, M.: Modelling and stability in MOS transistor circuits. In: IEEE International Conference on Electronics, Circuits and Systems, September 7-10, vol.\u00a01, pp. 71\u201374 (1998)","DOI":"10.1109\/ICECS.1998.813273"},{"issue":"2","key":"34_CR8","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, A.R.: Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas. IEEE Journal of Solid-State Circuits\u00a025(2), 584\u2013593 (1990)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"34_CR9","doi-asserted-by":"crossref","unstructured":"Cao, Y., Sato, T., Sylvester, D., Orshansky, M., Hu, C.: New paradigm of predictive MOSFET and interconnect modelling for early circuit design. In: Proc. of IEEE CICC, June 2000, pp. 201\u2013204 (2000)","DOI":"10.1109\/CICC.2000.852648"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_34.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:34:53Z","timestamp":1740540893000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/11556930_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}