{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:30Z","timestamp":1725566910624},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_35","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"337-347","source":"Crossref","is-referenced-by-count":1,"title":["Application of Internode Model to Global Power Consumption Estimation in SCMOS Gates"],"prefix":"10.1007","author":[{"given":"Alejandro","family":"Mill\u00e1n Calder\u00f3n","sequence":"first","affiliation":[]},{"given":"Manuel Jes\u00fas","family":"Bellido D\u00edaz","sequence":"additional","affiliation":[]},{"given":"Jorge","family":"Juan-Chico","sequence":"additional","affiliation":[]},{"given":"Paulino","family":"Ruiz de Clavijo","sequence":"additional","affiliation":[]},{"given":"David","family":"Guerrero Martos","sequence":"additional","affiliation":[]},{"given":"E.","family":"Ost\u00faa","sequence":"additional","affiliation":[]},{"given":"J.","family":"Viejo","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"35_CR1","unstructured":"Kuroda, T.: Low-voltage technologies and circuits. In: Chandrakasan, A., B.R. (eds.) Low-power CMOS design, pp. 61\u201365. Wiley-IEEE Press, New York, NY, USA (1998)"},{"issue":"1","key":"35_CR2","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/4.736655","volume":"34","author":"J.M. Daga","year":"1999","unstructured":"Daga, J.M., Auvergne, D.: A comprehensive delay macromodeling for submicrometer CMOS logics. IEEE Journal of Solid-State Circuits\u00a034(1), 42\u201355 (1999)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"5","key":"35_CR3","doi-asserted-by":"publisher","first-page":"302","DOI":"10.1109\/82.227370","volume":"40","author":"A.I. Kayssi","year":"1993","unstructured":"Kayssi, A.I., Sakallah, K.A., Mudge, T.N.: The impact of signal transition time on path delay computation. IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing\u00a040(5), 302\u2013309 (1993)","journal-title":"IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing"},{"key":"35_CR4","doi-asserted-by":"crossref","unstructured":"Chandrakasan, A., Sheng, S., B.R.: Low-power CMOS digital design. IEEE Journal of Solid-State Circuits\u00a027(4), 473\u2013484 (1992)","DOI":"10.1109\/4.126534"},{"key":"35_CR5","first-page":"241","volume-title":"Proc. 36th Annual Simulation Symposium (part of the Advanced Simulation Technologies Conference, ASTC)","author":"A. Millan","year":"2003","unstructured":"Millan, A., Bellido, M.J., Juan, J., Guerrero, D., Ruiz-de Clavijo, P., Ostua, E.: Internode: Internal node logic computational model. In: Proc. 36th Annual Simulation Symposium (part of the Advanced Simulation Technologies Conference, ASTC), Orlando, Florida, USA, March 2003, pp. 241\u2013248. IEEE Computer Society, Los Alamitos (2003)"},{"key":"35_CR6","first-page":"129","volume-title":"Automata Studies","author":"E.F. Moore","year":"1956","unstructured":"Moore, E.F.: Gedanken experiments on sequential machines. In: Automata Studies, pp. 129\u2013153. Princeton University Press, Princeton (1956)"},{"key":"35_CR7","doi-asserted-by":"crossref","unstructured":"Bisdounis, L., Koufopavlou, O.: Analytical modeling of short-circuit energy dissipation in submicron CMOS structures. In: Proc. 6th IEEE International Conference on Electronics, Circuits and Systems (ICECS), September 1999, pp. 1667\u20131670 (1999)","DOI":"10.1109\/ICECS.1999.814495"},{"key":"35_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1007\/3-540-45716-X_25","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"P. Maurine","year":"2002","unstructured":"Maurine, P., Azemard, N., Auvergne, D.: Structure independent representation of output transition time for CMOS library. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, pp. 247\u2013257. Springer, Heidelberg (2002)"},{"key":"35_CR9","doi-asserted-by":"publisher","first-page":"1271","DOI":"10.1109\/43.317470","volume":"13","author":"A. Nabavi-Lishi","year":"1994","unstructured":"Nabavi-Lishi, A., Rumin, N.C.: Inverter models of CMOS gates for supply current and delay evaluation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a013, 1271\u20131279 (1994)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"35_CR10","doi-asserted-by":"publisher","first-page":"446","DOI":"10.1109\/92.335013","volume":"2","author":"F.N. Najm","year":"1994","unstructured":"Najm, F.N.: A survey of power estimation techniques in vlsi circuits. IEEE Transactions on VLSI Systems\u00a02(4), 446\u2013455 (1994)","journal-title":"IEEE Transactions on VLSI Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_35.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:47:38Z","timestamp":1605642458000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/11556930_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}