{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:34Z","timestamp":1725566914297},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_36","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"348-354","source":"Crossref","is-referenced-by-count":1,"title":["Compact Static Power Model of Complex CMOS Gates"],"prefix":"10.1007","author":[{"given":"Jose L.","family":"Rossell\u00f3","sequence":"first","affiliation":[]},{"given":"Sebasti\u00e0","family":"Bota","sequence":"additional","affiliation":[]},{"given":"Jaume","family":"Segura","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"5","key":"36_CR1","doi-asserted-by":"publisher","first-page":"707","DOI":"10.1109\/4.509853","volume":"31","author":"R.X. Gu","year":"1996","unstructured":"Gu, R.X., Elmasry, M.I.: Power dissipation analysis and optimization of deep submicron CMOS digital circuits. IEEE J. Solid-State Circuits\u00a031(5), 707\u2013713 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"36_CR2","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1109\/JSSC.2003.821776","volume":"39","author":"S. Narendra","year":"2004","unstructured":"Narendra, S., De, V., Borkar, S., Antoniadis, D., Chandrakasan, A.: Full-Chip subthreshold leakage power prediction and reduction techniques for sub-0.18mm CMOS. IEEE J. of Solid-State Circuits\u00a039(2), 501\u2013510 (2004)","journal-title":"IEEE J. of Solid-State Circuits"},{"key":"36_CR3","doi-asserted-by":"crossref","unstructured":"Chen, Z., Johnson, M., Wei, L., Roy, K.: Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks. In: Proc. ISLPED 1998, Monterey, CA, USA, November 1998, pp. 40\u201341 (1998)","DOI":"10.1145\/280756.280917"},{"key":"36_CR4","unstructured":"BSIM3, \n                    \n                      http:\/\/www-device.eecs.berkeley.edu\/~bsim3\/get.html"},{"key":"36_CR5","unstructured":"Cite omitted for a blind review"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_36.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:08:10Z","timestamp":1619507290000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/11556930_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}