{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:32Z","timestamp":1725566912487},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_4","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"30-39","source":"Crossref","is-referenced-by-count":2,"title":["Dynamic Instruction Cascading on GALS Microprocessors"],"prefix":"10.1007","author":[{"given":"Hiroshi","family":"Sasaki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaaki","family":"Kondo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"Semeraro, G., Magklis, G., Balasubramonian, R., Albonesi, D.H., Dwarkadas, S., Scott, M.L.: Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling. In: Proceedings of The Eighth International Symposium On High-Performance Computer Architecture, HPCA 2002 (2002)"},{"key":"4_CR2","unstructured":"Semeraro, G., Albonesi, D.H., Dropsho, S.G., Magklis, G., Dwarkadas, S., Scott, M.L.: Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture. In: Proceedings of the 35th annual ACM\/IEEE International Symposium on Microarchitecture, MICRO35 (2002)"},{"key":"4_CR3","unstructured":"Zhu, Y., Albonesi, D.H., Buyuktosunoglu, A.: A High Performance, Energy Efficient GALS Processor Microarchitecture with Reduced Implementation Complexity. In: IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2005 (2005)"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power Efficiency of voltage Scaling in Multiple Clock, Multiple Voltage Cores. In: Proceedings of the 2002 IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2002 (2002)","DOI":"10.1145\/774572.774629"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Iyer, A., Marculescu, D.: Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors. In: Proceedings of the 29th annual International Symposium on Computer Architecture, ISCA 2002 (2002)","DOI":"10.1145\/545214.545233"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Marculescu, D.: Application Adaptive Energy Efficient Clustered Architectures. In: Proceedings of the 2004 International Symposium on low Power Electronics and Design, ISLPED 2004 (2004)","DOI":"10.1145\/1013235.1013318"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: Proceedings of the 27th annual International Symposium on Computer Architecture, ISCA 2000 (2000)","DOI":"10.1145\/339647.339657"},{"key":"4_CR8","unstructured":"Burger, D., Austin, T.M., Bennett, S.: Evaluating Future Microprocessors: The Simplescalar Tool Set. Technical Report CS-TR-1996-1308 (1996)"},{"key":"4_CR9","unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The Microarchitecture Of The Pentium 4 Processor. Intel Technology Journal Q1 (2001)"},{"key":"4_CR10","unstructured":"SPEC CPU2000 Benchmarks, http:\/\/www.spec.org"},{"key":"4_CR11","unstructured":"Sassone, P.G., Scott Wills, D.: Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO37 (2004)"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Lackey, D.E., Zuchowski, P.S., Bednar, T.R., Stout, D.W., Gould, S.W., Cohn, J.M.: Managing Power and Performance for System-on-Chip Designs using Voltage Islands. In: Proceedings of the 2002 IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2002 (2002)","DOI":"10.1145\/774572.774601"},{"key":"4_CR13","unstructured":"Chelcea, T., Nowick, S.M.: A Low-Latency FIFO for Mixed-Clock Systems. In: Proceedings of the IEEE Computer Society Annual Workshop on VLSI, WVLSI 2000 (2001)"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Wilson, K.M., Olukotun, K., Rosenblum, M.: Increasing Cache Port Efficiency for Dynamic Superscalar Microprocessors. In: Proceedings of the 23rd annual International Symposium on Computer Architecture, ISCA 1996 (1996)","DOI":"10.1145\/232973.232989"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Fetzer, E., Orton, J.: A fully bypassed 6-issue integer datapath and register file on an Itanium=2 microprocessor. In: Proceedings of the International Solid State Circuits Conference, ISSCC 2002 (2002)","DOI":"10.1109\/JSSC.2002.803948"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_4.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:47:40Z","timestamp":1605642460000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11556930_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}