{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:09:01Z","timestamp":1725566941895},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_44","type":"book-chapter","created":{"date-parts":[[2010,9,28]],"date-time":"2010-09-28T21:18:41Z","timestamp":1285708721000},"page":"425-435","source":"Crossref","is-referenced-by-count":1,"title":["Logic-Level Fast Current Simulation for Digital CMOS Circuits"],"prefix":"10.1007","author":[{"given":"Paulino","family":"Ruiz de Clavijo","sequence":"first","affiliation":[]},{"given":"Jorge","family":"Juan-Chico","sequence":"additional","affiliation":[]},{"given":"Manuel Jes\u00fas","family":"Bellido D\u00edaz","sequence":"additional","affiliation":[]},{"given":"Alejandro","family":"Mill\u00e1n Calder\u00f3n","sequence":"additional","affiliation":[]},{"given":"David","family":"Guerrero Martos","sequence":"additional","affiliation":[]},{"given":"E.","family":"Ost\u00faa","sequence":"additional","affiliation":[]},{"given":"J.","family":"Viejo","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"44_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1007\/978-3-540-39762-5_26","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"B. Arts","year":"2003","unstructured":"Arts, B., et al.: Stadistical power stimation of behavioral descriptions. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 197\u2013207. Springer, Heidelberg (2003)"},{"key":"44_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1007\/978-3-540-39762-5_27","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Bruno","year":"2003","unstructured":"Bruno, M., Macii, A., Poncino, M.: A statistic power model for non.synthetic rtl operators. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 208\u2013218. Springer, Heidelberg (2003)"},{"key":"44_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"342","DOI":"10.1007\/978-3-540-30205-6_36","volume-title":"Integrated Circuit and System Design","author":"E. Seen","year":"2004","unstructured":"Seen, E., Laurent, J., Julien, N., Martin, E.: Softexplorer: Estimation, characterizati \u00f3n and optimization of the power and energy consumption at the algoritmit level. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 342\u2013351. Springer, Heidelberg (2004)"},{"key":"44_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1007\/978-3-540-30205-6_37","volume-title":"Integrated Circuit and System Design","author":"E. Lattanzi","year":"2004","unstructured":"Lattanzi, E., Acquaviva, A., Alessandro, B.: Run-time software minitor of the power consumption of wireless network interface cards. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 352\u2013361. Springer, Heidelberg (2004)"},{"key":"44_CR5","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1023\/A:1021216015286","volume":"33","author":"R. Jimenez","year":"2002","unstructured":"Jimenez, R., Parra, P., Sanmartin, P., Acosta, A.: Analysis of high-performance flips-flops for submicron mixed-signal applications. Int. Journal of Analg Integrated Circuits ans Signal Processing\u00a033, 145\u2013156 (2002)","journal-title":"Int. Journal of Analg Integrated Circuits ans Signal Processing"},{"key":"44_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"532","DOI":"10.1007\/978-3-540-30205-6_55","volume-title":"Integrated Circuit and System Design","author":"A.A. Abbo","year":"2004","unstructured":"Abbo, A.A., Kleihorst, R.P., Choudhary, V., Sevat, L.: Power consuption of performance-scaled simd processors. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 532\u2013540. Springer, Heidelberg (2004)"},{"unstructured":"Primepower reference manual in Synopsys, Inc., http:\/\/www.synopsys.com","key":"44_CR7"},{"unstructured":"Xpower reference manual in Xilinx, Inc., http:\/\/www.xilinx.com","key":"44_CR8"},{"unstructured":"Powertool reference manual in Veritools Inc., http:\/\/www.veritools.com","key":"44_CR9"},{"key":"44_CR10","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/92.645074","volume":"5","author":"A. Bogliolo","year":"1997","unstructured":"Bogliolo, A., Benini, L., De Micheli, G., Ricc\u00f2, B.: Gate-level power and current simulation of cmos integrated circuits. IEEE Trans. on very large scale of integration (VLSI) systems\u00a05, 473\u2013488 (1997)","journal-title":"IEEE Trans. on very large scale of integration (VLSI) systems"},{"key":"44_CR11","doi-asserted-by":"publisher","first-page":"375","DOI":"10.1002\/(SICI)1097-007X(199907\/08)27:4<375::AID-CTA64>3.0.CO;2-7","volume":"27","author":"S. Nikolaidis","year":"1999","unstructured":"Nikolaidis, S., Chatzigeorgiou, A.: Analytical estimation of propagation delay and short-circuit power dissipation in cmos gates. International journal of circuit theory and applications\u00a027, 375\u2013392 (1999)","journal-title":"International journal of circuit theory and applications"},{"unstructured":"Baena, C., Juan, J., Bellido, M.J., Ruiz-de Clavijo, P., Jimenez, C.J., Valencia, M.: Simulation-driven switching activity evaluation of CMOS digital circuits. In: Proc. 16th Conference on Design of Circuits and Integrated Systems (DCIS) (November 2001)","key":"44_CR12"},{"unstructured":"Ghosh, A., Devadas, S., Keutzer, K., White, J.: Estimation of average switching activity in combinational and sequiential circuits. In: Proc. 29th Design Automation Conference, June 1992, pp. 253\u2013259 (1992)","key":"44_CR13"},{"unstructured":"Metra, C., Favalli, B., Ricco, B.: Glitch power dissipation model. In: Proc. 5th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), September 1995, pp. 175\u2013189 (1995)","key":"44_CR14"},{"unstructured":"Eisele, M., Berthold, J.: Dynamic gate delay modeling for accurate estimation of glitch power at logic level. In: Proc. 5th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), September 1995, pp. 190\u2013201 (1995)","key":"44_CR15"},{"key":"44_CR16","doi-asserted-by":"publisher","first-page":"555","DOI":"10.1049\/el:20010389","volume":"37","author":"J. Juan-Chico","year":"2001","unstructured":"Juan-Chico, J., Bellido, M.J., Ruiz-de Clavijo, P., Baena, C., Valencia, M.: Switching activity evaluation of cmos digital circuits using logic timing simulation. IEE Electronics Letters\u00a037, 555\u2013557 (2001)","journal-title":"IEE Electronics Letters"},{"doi-asserted-by":"crossref","unstructured":"Bellido-D\u00edaz, M.J., Juan-Chico, J., Acosta, A.J., Valencia, M., Huertas, J.L.: Logical modelling of delay degradation effect in static CMOS gates. In: IEE Proc. Circuits Devices and Systems, vol.\u00a0147, pp. 107\u2013117 (2000)","key":"44_CR17","DOI":"10.1049\/ip-cds:20000197"},{"unstructured":"Ruiz-de Clavijo, P., Juan, J., Bellido, M.J., Acosta, A.J., Valencia, M.: Halotis: High Accuracy LOgic TIming Simulator with Inertial and Degradation Delay Model. In: Proc. Design, Automation and Test in Europe (DATE) Conference and Exhibition (March 2001)","key":"44_CR18"},{"unstructured":"Cadence home page, http:\/\/www.cadence.com","key":"44_CR19"},{"unstructured":"Maurine, P., Poirier, R., Az\u00e9mard, N., Auvergne, D.: Switching current modeling in cmos inverter for speed and power estimation. In: Proc. 16th Conference on Design of Circuits and Integrated Systems (DCIS), November 2001, pp. 618\u2013622 (2001)","key":"44_CR20"},{"unstructured":"Verilog resources page, http:\/\/www.verilog.com","key":"44_CR21"},{"unstructured":"Mentor graphics home page, http:\/\/www.mentor.com","key":"44_CR22"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_44.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:47:41Z","timestamp":1605624461000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/11556930_44","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}