{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:52Z","timestamp":1725566932216},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_46","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"446-455","source":"Crossref","is-referenced-by-count":5,"title":["Two-Phase Clocking and a New Latch Design for Low-Power Portable Applications"],"prefix":"10.1007","author":[{"given":"Flavio","family":"Carbognani","sequence":"first","affiliation":[]},{"given":"Felix","family":"B\u00fcrgin","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Felber","sequence":"additional","affiliation":[]},{"given":"Hubert","family":"Kaeslin","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Fichtner","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"46_CR1","doi-asserted-by":"publisher","first-page":"1705","DOI":"10.1109\/4.881218","volume":"35","author":"P. Mosch","year":"2000","unstructured":"Mosch, P., et al.: A 660-\u03bcW 50-Mops 1-V DSP for a Hearing Aid Chip Set. IEEE Journal of Solid-State Circuits\u00a035, 1705\u20131712 (2000)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"46_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1007\/3-540-45373-3_23","volume-title":"Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation","author":"C. Arm","year":"2000","unstructured":"Arm, C., Masgonty, J., Piguet, C.: Double-Latch Clocking Scheme for Low-Power I.P. Cores. In: Soudris, D.J., Pirsch, P., Barke, E. (eds.) PATMOS 2000. LNCS, vol.\u00a01918, pp. 217\u2013224. Springer, Heidelberg (2000)"},{"key":"46_CR3","doi-asserted-by":"publisher","first-page":"778","DOI":"10.1109\/TVLSI.2003.814322","volume":"11","author":"V. Zyuban","year":"2003","unstructured":"Zyuban, V.: Optimization of Scannable Latches for Low Energy. IEEE Trans. on VLSI\u00a011, 778\u2013788 (2003)","journal-title":"IEEE Trans. on VLSI"},{"key":"46_CR4","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1049\/el:19980447","volume":"34","author":"L. Ching","year":"1998","unstructured":"Ching, L., Ling, O.: Low-power and low-voltage D-latch. IEE Electronics Letters\u00a034, 641\u2013642 (1998)","journal-title":"IEE Electronics Letters"},{"key":"46_CR5","doi-asserted-by":"crossref","unstructured":"Zyuban, V., Meltzer, D.: Clocking Strategies and Scannable Latches for Low Power Applications. In: ISLPED, pp. 346\u2013351 (2001)","DOI":"10.1109\/LPE.2001.945430"},{"key":"46_CR6","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1049\/ip-cds:20040227","volume":"151","author":"A.T. Erdogan","year":"2004","unstructured":"Erdogan, A.T., Zwyssig, E., Arslan, T.: Architectural trade-offs in the design of low power FIR filtering cores. IEE Proc. Circ. Dev. Syst.\u00a0151, 10\u201317 (2004)","journal-title":"IEE Proc. Circ. Dev. Syst."},{"key":"46_CR7","doi-asserted-by":"publisher","first-page":"1656","DOI":"10.1109\/TSP.2003.811233","volume":"51","author":"J. Wassner","year":"2003","unstructured":"Wassner, J., et al.: Waveform Coding for Low-Power Digital Filtering of Speech Data. IEEE Trans. on Signal Processing\u00a051, 1656\u20131661 (2003)","journal-title":"IEEE Trans. on Signal Processing"},{"key":"46_CR8","doi-asserted-by":"publisher","first-page":"1023","DOI":"10.1109\/43.863642","volume":"19","author":"K. Nose","year":"2000","unstructured":"Nose, K., Sakurai, T.: Analysis and Future Trend of Short-Circuit Power. IEEE Trans. on CAD of IC and Systems\u00a019, 1023\u20131030 (2000)","journal-title":"IEEE Trans. on CAD of IC and Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_46.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:08:10Z","timestamp":1619507290000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_46"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/11556930_46","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}