{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:36Z","timestamp":1740548076006,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_52","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"508-517","source":"Crossref","is-referenced-by-count":0,"title":["Parameter Variation Effects on Timing Characteristics of High Performance Clocked Registers"],"prefix":"10.1007","author":[{"given":"William R.","family":"Roberts","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Velenis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"52_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-4411-1","volume-title":"Timing Optimization Through Clock Skew Scheduling","author":"S. Kourtev","year":"2000","unstructured":"Kourtev, S., Friedman, E.G.: Timing Optimization Through Clock Skew Scheduling. Kluwer Academic Publishers, Norwell (2000)"},{"issue":"4","key":"52_CR2","doi-asserted-by":"publisher","first-page":"395","DOI":"10.1109\/66.892624","volume":"13","author":"S. Sauter","year":"2000","unstructured":"Sauter, S., Schmitt-Landsiedel, D., Thewes, R., Weber, W.: Effect of parameter variations at chip and wafer level on clock skews. IEEE Transactions on Semiconductor Manufacturing\u00a013(4), 395\u2013400 (2000)","journal-title":"IEEE Transactions on Semiconductor Manufacturing"},{"key":"52_CR3","doi-asserted-by":"crossref","unstructured":"Natarajan, S., Breuer, M.A., Gupta, S.K.: Process variations and their impact on circuit operation. In: Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, November 1998, pp. 73\u201381 (1998)","DOI":"10.1109\/DFTVS.1998.732153"},{"issue":"2","key":"52_CR4","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1016\/S0167-9260(00)00005-5","volume":"29","author":"K.T. Tang","year":"2000","unstructured":"Tang, K.T., Friedman, E.G.: Delay and noise estimation of cmos logic gates driving coupled rc interconnections. Integration, the VLSI Journal\u00a029(2), 131\u2013165 (2000)","journal-title":"Integration, the VLSI Journal"},{"key":"52_CR5","doi-asserted-by":"crossref","unstructured":"Velenis, D., Papaefthymiou, M.C., Friedman, E.G.: Reduced delay uncertainty in high performance clock distribution networks. In: Proceedings of the IEEE Design Automation and Test in Europe Conference, March 2003, pp. 68\u201373 (2003)","DOI":"10.1109\/DATE.2003.1253589"},{"issue":"11","key":"52_CR6","doi-asserted-by":"publisher","first-page":"2210","DOI":"10.1109\/16.333843","volume":"41","author":"R. Sitte","year":"1994","unstructured":"Sitte, R., Dimitrijev, S., Harrison, H.B.: Device parameter changes caused by manufacturing fluctuations of deep submicron mosfet\u2019s. IEEE Transactions on Electron Devices\u00a041(11), 2210\u20132215 (1994)","journal-title":"IEEE Transactions on Electron Devices"},{"key":"52_CR7","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"N.H. Weste","year":"2004","unstructured":"Weste, N.H., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. Addison-Wesley, Boston (May 2004)","edition":"3"},{"issue":"12","key":"52_CR8","doi-asserted-by":"publisher","first-page":"1440","DOI":"10.1109\/4.340417","volume":"29","author":"G. Gerosa","year":"1994","unstructured":"Gerosa, G., Gary, S., Dietz, C., Pham, D., Hoover, K., Alverez, J., Sanchez, H., Ippolito, P., Ngo, T., Litch, S., Eno, J., Golab, J., Vanderschaaf, N., Kahle, J.: A 2.2 w, 80 mhz superscaler risc microprocessor. IEEE Journal of Solid-State Circuits\u00a029(12), 1440\u20131454 (1994)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"52_CR9","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/4.753687","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobzijia, V.G.: Comparative analysis of master-slave latches and flip flops for high-performance and low-power systems. IEEE Journal of Solid-State Circuits\u00a034(4), 536\u2013548 (1999)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"52_CR10","doi-asserted-by":"crossref","unstructured":"Partovi, H., Burd, R., Salim, U., Weber, F., DiGregorio, L., Draper, D.: Flowthrough latch and edge-triggered flip-flop hybrid elements. In: IEEE International Solid-State Circuits Conference, February 1996, pp. 138\u2013139 (1996)","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"52_CR11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-0399-6","volume-title":"Power Distribution Networks in High Speed Integrated Circuits","author":"V. Mezhiba","year":"2004","unstructured":"Mezhiba, V., Friedman, E.G.: Power Distribution Networks in High Speed Integrated Circuits. Kluwer Academic Publishers, Norwell (2004)"},{"key":"52_CR12","unstructured":"S.I.A., The national technology roadmap for semiconductors. Semiconductor Industry Association, Tech. Rep. (2003)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_52.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:34:24Z","timestamp":1740540864000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_52"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/11556930_52","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}