{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:20Z","timestamp":1725566900878},"publisher-location":"Berlin, Heidelberg","reference-count":4,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_53","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"518-527","source":"Crossref","is-referenced-by-count":0,"title":["Low-Power Aspects of Nonlinear Signal Processing"],"prefix":"10.1007","author":[{"given":"Konstantina","family":"Karagianni","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"53_CR1","volume-title":"Nonlinear dynamical systems","author":"P.A. Cook","year":"1986","unstructured":"Cook, P.A.: Nonlinear dynamical systems. Prentice-Hall, Englewood Cliffs (1986)"},{"key":"53_CR2","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544433","volume-title":"DSP Processor Fundamentals: Architectures and features","author":"P. Lapsley","year":"1997","unstructured":"Lapsley, P., Bier, J., Shaham, A., Lee, E.A.: DSP Processor Fundamentals: Architectures and features. IEEE Press, Los Alamitos (1997)"},{"key":"53_CR3","volume-title":"VLSI Digital Signal Processing Systems","author":"K. Parhi","year":"1999","unstructured":"Parhi, K.: VLSI Digital Signal Processing Systems. Wiley, Chichester (1999)"},{"key":"53_CR4","volume-title":"Computer Arithmetic - Algorithms and Hardware Designs","author":"B. Parhami","year":"2000","unstructured":"Parhami, B.: Computer Arithmetic - Algorithms and Hardware Designs. Oxford University Press, New York (2000)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_53.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:08:13Z","timestamp":1619507293000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_53"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/11556930_53","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}