{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:35:29Z","timestamp":1740548129887,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_55","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"540-549","source":"Crossref","is-referenced-by-count":1,"title":["Controlling Peak Power Consumption During Scan Testing: Power-Aware DfT and Test Set Perspectives"],"prefix":"10.1007","author":[{"given":"Nabil","family":"Badereddine","sequence":"first","affiliation":[]},{"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"given":"Serge","family":"Pravossoudovitch","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Landrault","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"55_CR1","unstructured":"Semiconductor Industry Association (SIA): International Technology Roadmap for Semiconductors (ITRS), Edition (2003)"},{"key":"55_CR2","volume-title":"Essentials of Electronic Testing","author":"M.L. Bushnell","year":"2000","unstructured":"Bushnell, M.L., Agrawal, V.D.: Essentials of Electronic Testing. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"55_CR3","unstructured":"Shi, C., Kapur, R.: How Power Aware Test Improves Reliability and Yield. IEEDesign. com, September 15 (2004)"},{"key":"55_CR4","doi-asserted-by":"crossref","unstructured":"Saxena, J., Butler, K.M., Jayaram, V.B., Kundu, S., Arvind, N.V., Sreeprakash, P., Hachinger, M.: A Case Study of IR-Drop in Structured At-Speed Testing. In: IEEE Int. Test Conf., pp. 1098\u20131104 (2003)","DOI":"10.1109\/TEST.2003.1271098"},{"issue":"3","key":"55_CR5","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MDT.2002.1003802","volume":"19","author":"P. Girard","year":"2002","unstructured":"Girard, P.: Survey of Low-Power Testing of VLSI Circuits. IEEE Design & Test of Computers\u00a019(3), 82\u201392 (2002)","journal-title":"IEEE Design & Test of Computers"},{"key":"55_CR6","volume-title":"Power-Constrained Testing of VLSI Circuits","author":"N. Nicolici","year":"2003","unstructured":"Nicolici, N., Al-Hashimi, B.: Power-Constrained Testing of VLSI Circuits. Springer, Heidelberg (2003)"},{"key":"55_CR7","doi-asserted-by":"crossref","unstructured":"Butler, K.M., Saxena, J., Fryars, T., Hetherington, G., Jain, A., Lewis, J.: Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques. In: IEEE Int. Test Conf., pp. 355\u2013364 (2004)","DOI":"10.1109\/TEST.2004.1386971"},{"key":"55_CR8","unstructured":"TetraMAX. Version 2001.08, Synopsys Inc. (2001)"},{"key":"55_CR9","unstructured":"PowerMill\u00ae. Version 5.4, Synopsys Inc. (2000)"},{"key":"55_CR10","doi-asserted-by":"crossref","unstructured":"Saxena, J., Butler, K.M., Whetsel, L.: An Analysis of Power Reduction Techniques in Scan Testing. In: IEEE Int. Test Conf., pp. 670\u2013677 (2001)","DOI":"10.1109\/TEST.2001.966687"},{"key":"55_CR11","unstructured":"Bonhomme, Y., Girard, P., Guiller, L., Landrault, C., Pravossoudovitch, S.: A Gated Clock Scheme for Low Power Scan Testing of Logic IC\u2019s or Embedded Cores. In: IEEE Asian Test Symp., pp. 253\u2013258 (2001)"},{"issue":"7","key":"55_CR12","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/TCAD.2004.829797","volume":"23","author":"P. Rosinger","year":"2004","unstructured":"Rosinger, P., Al-Hashimi, B., Nicolici, N.: Scan Architecture with Mutually Exclusive Scan Segment Activation for Shift- and Capture-Power Reduction. IEEE Trans. on CAD\u00a023(7), 1142\u20131153 (2004)","journal-title":"IEEE Trans. on CAD"},{"key":"55_CR13","unstructured":"Badereddine, N., Girard, P., Pravossoudovitch, S., Landrault, C., Virazel, A.: Peak Power Consumption During Scan Testing: Issue, Analysis and Heuristic Solution. In: IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop, pp. 151\u2013159 (2005)"},{"key":"55_CR14","unstructured":"Silicon Ensemble\u00ae. Cadence Design System (2000)"},{"key":"55_CR15","doi-asserted-by":"crossref","unstructured":"Bonhomme, Y., Girard, P., Guiller, L., Landrault, C., Pravossoudovitch, S.: Efficient Scan Chain Design for Power Minimization During Scan Testing Under Routing Constraint. In: IEEE Int. Test Conf., pp. 488\u2013493 (2003)","DOI":"10.1109\/TEST.2003.1270874"},{"key":"55_CR16","doi-asserted-by":"crossref","unstructured":"Wohl, P., Waicukauski, J.A., Patel, S., Amin, M.B.: Efficient Compression and Application of Deterministic Patterns in a Logic BIST Architecture. In: ACM\/IEEE Design Automation Conf., pp. 566\u2013569 (2003)","DOI":"10.1145\/775972.775976"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_55","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:35:23Z","timestamp":1740540923000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/11556930_55","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}