{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T04:49:44Z","timestamp":1791262184205,"version":"4.1.0"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540290131","type":"print"},{"value":"9783540320807","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_56","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"550-560","source":"Crossref","is-referenced-by-count":13,"title":["A Design Methodology for Secured ICs Using Dynamic Current Mode Logic"],"prefix":"10.1007","author":[{"given":"Fran\u00e7ois","family":"Mac\u00e9","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fran\u00e7ois-Xavier","family":"Standaert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Jacques","family":"Quisquater","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Didier","family":"Legat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"56_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology - CRYPTO \u201999","author":"P. Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential Power Analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol.\u00a01666, pp. 388\u2013397. Springer, Heidelberg (1999)"},{"key":"56_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/978-3-540-45238-6_3","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"C. Karlof","year":"2003","unstructured":"Karlof, C., Wagner, D.: Hidden Markov Model Cryptanalysis. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 17\u201330. Springer, Heidelberg (2003)"},{"key":"56_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1007\/3-540-44499-8_5","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2000","author":"T.S. Messerges","year":"2000","unstructured":"Messerges, T.S.: Using second-Order Power Analysis to Attack DPA Resistant Software. In: Paar, C., Ko\u00e7, \u00c7.K. (eds.) CHES 2000. LNCS, vol.\u00a01965, pp. 71\u201377. Springer, Heidelberg (2000)"},{"issue":"6","key":"56_CR4","doi-asserted-by":"publisher","first-page":"509","DOI":"10.1109\/TC.1978.1675141","volume":"C-27","author":"S.B. Akers","year":"1978","unstructured":"Akers, S.B.: Binary Decision Diagrams. IEEE Transactions on Computers\u00a0C-27(6), 509\u2013516 (1978)","journal-title":"IEEE Transactions on Computers"},{"issue":"8","key":"56_CR5","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R.E. Bryant","year":"1986","unstructured":"Bryant, R.E.: Graph Based Algorithms for Boolean Function Manipulation. IEEE Transactions on Computers\u00a0C-35(8), 677\u2013691 (1986)","journal-title":"IEEE Transactions on Computers"},{"key":"56_CR6","doi-asserted-by":"crossref","unstructured":"Yang, C., Ciesielski, M.: BDS: A BDD-Based Logic Optimization System. In: ACM\/IEEE Design Automation Conference - DAC 2000, June 2000, pp. 92\u201397 (2000)","DOI":"10.1145\/337292.337323"},{"key":"56_CR7","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A Dynamic and Differential CMOS Logic with Signal Independent Power Consumption to Withstand Differential Power Analysis on Smart Cards. In: The Proceedings of ESSCIRC 2002, pp. 403\u2013406 (2002)"},{"key":"56_CR8","unstructured":"Mace, F., Standaert, F.-X., Hassoune, I., Legat, J.-D., Quisquater, J.-J.: A Dynamic Current Mode Logic to Counteract Power Analysis Attacks, In. In: The Proceedings of DCIS 2004, pp. 186\u2013191 (2004)"},{"issue":"3","key":"56_CR9","doi-asserted-by":"publisher","first-page":"550","DOI":"10.1109\/4.910495","volume":"36","author":"M.W. Allam","year":"2001","unstructured":"Allam, M.W., Elmasry, M.I.: Dynamic Current Mode Logic (DyCML): A New Low- Power High-Performances Logic Styles. IEEE Journal of Solid-State Circuits\u00a036(3), 550\u2013558 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"56_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"137","DOI":"10.1007\/978-3-540-45238-6_12","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"J.J.A. Fournier","year":"2003","unstructured":"Fournier, J.J.A., Moore, S., Li, H., Mullins, R., Taylor, G.: Security Evaluation of Asynchronous Circuits. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 137\u2013151. Springer, Heidelberg (2003)"},{"issue":"6","key":"56_CR11","doi-asserted-by":"publisher","first-page":"1082","DOI":"10.1109\/JSSC.1986.1052651","volume":"SC-21","author":"K.M. Chu","year":"1986","unstructured":"Chu, K.M., Pulfrey, D.I.: Design Procedures for Differential Cascode Voltage Switch Circuits. IEEE Journal of Solid State Circuits\u00a0SC-21(6), 1082\u20131087 (1986)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"56_CR12","unstructured":"Cortadella, J.: Mapping BDDs into DCVSL gates, UPC\/DAC Technical Report No. RR 95\/04 (February 1995)"},{"key":"56_CR13","unstructured":"Brier, E., Clavier, C., Olivier, F.: Optimal Statistical Power Analysis, IACR e-print archive 2003\/152 (2003), http:\/\/eprint.iacr.org"},{"key":"56_CR14","unstructured":"Barreto, P., Rijmen, R.: The KHAZAD Legacy-Level Block Cypher, NESSIE Project Home Page (2001), https:\/\/www.cosic.esat.kuleuven.ac.be\/nessie"},{"issue":"1","key":"56_CR15","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1145\/606603.606608","volume":"8","author":"M.A. Riepe","year":"2003","unstructured":"Riepe, M.A., Sakallah, K.A.: Transistor Placement for Noncomplementary Digital VLSI Cell Synthesis. ACM Transactions on Design Automation of Electronic Systems\u00a08(1), 81\u2013107 (2003)","journal-title":"ACM Transactions on Design Automation of Electronic Systems"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_56.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:47:44Z","timestamp":1605642464000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/11556930_56","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2005]]}}}