{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:35:33Z","timestamp":1740548133319,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_59","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"581-590","source":"Crossref","is-referenced-by-count":5,"title":["Enhanced GALS Techniques for Datapath Applications"],"prefix":"10.1007","author":[{"given":"Eckhard","family":"Grass","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Frank","family":"Winkler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milo\u0161","family":"Krsti\u0107","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandra","family":"Julius","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Stahl","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maxim","family":"Piz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"59_CR1","unstructured":"Muttersbach, J.: Globally-Asynchronous Locally-Synchronous Architectures for VLSI Systems, Doctor of Technical Sciences Dissertation, ETH Zurich, Switzerland (2001)"},{"key":"59_CR2","unstructured":"Mullins, R., Taylor, G., Robinson, P., Moore, S.: Point to Point GALS Interconnect. In: IEEE Proc. ASYNC 2002, Manchester (UK), April 2002, pp. 69\u201375 (2002)"},{"key":"59_CR3","doi-asserted-by":"crossref","unstructured":"Bormann, D.S., Cheoung, P.Y.K.: Asynchronous Wrapper for Heterogeneous Systems. In: Proc. International Conf. Computer Design (ICCD) (October 1997)","DOI":"10.1109\/ICCD.1997.628884"},{"key":"59_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/978-3-540-39762-5_18","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"M. Krsti\u0107","year":"2003","unstructured":"Krsti\u0107, M., Grass, E.: New GALS Technique for Datapath Architectures. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 161\u2013170. Springer, Heidelberg (2003)"},{"key":"59_CR5","doi-asserted-by":"crossref","unstructured":"Krsti\u0107, M., Grass, E., Stahl, C.: Request-driven GALS Technique for Wireless Communication System. In: Proceedings 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC 2005), New York City, March 2005, pp. 76\u201385 (2005)","DOI":"10.1109\/ASYNC.2005.28"},{"key":"59_CR6","unstructured":"Badaroglu, M., Wambacq, P., Van der Plas, G., Donnay, S., Gielen, G., De Man, H.: Digital Ground Bounce Reduction by Phase Modulation of the Clock. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, DATE 2004 (2004)"},{"key":"59_CR7","unstructured":"Song, T.X.P., Jenkins, K.A., Lo, J.-C.: Delay Chain Based Programmable Jitter Generator. In: Proceedings of the Ninth IEEE European Test Symposium, ETS 2004 (2004)"},{"issue":"2","key":"59_CR8","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1109\/43.743711","volume":"18","author":"K. Yun","year":"1999","unstructured":"Yun, K., Dill, D.: Automatic synthesis of extended burst-mode circuits: Part I and II. IEEE Transactions on Computer-Aided Design\u00a018(2), 101\u2013132 (1999)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"59_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-65307-4_49","volume-title":"Lectures on Petri Nets II: Applications","author":"A. Yakovlev","year":"1998","unstructured":"Yakovlev, A., Koelmans, A.M.: Petri Nets and Digital Hardware Design. In: Reisig, W., Rozenberg, G. (eds.) APN 1998. LNCS, vol.\u00a01492, Springer, Heidelberg (1998)"},{"key":"59_CR10","unstructured":"Stahl, C., Reisig, W., Krsti\u0107, M.: Hazard Detection in a GALS Wrapper: a Case Study. Accepted for ACSD (2005)"},{"key":"59_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1007\/3-540-44988-4_27","volume-title":"Application and Theory of Petri Nets 2000","author":"K. Schmidt","year":"2000","unstructured":"Schmidt, K.: Lola - a low level analyser. In: Nielsen, M., Simpson, D. (eds.) ICATPN 2000. LNCS, vol.\u00a01825, p. 465. Springer, Heidelberg (2000)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_59.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:35:04Z","timestamp":1740540904000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_59"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11556930_59","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}