{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:35:29Z","timestamp":1740548129964,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_63","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"618-628","source":"Crossref","is-referenced-by-count":0,"title":["Speed Indicators for Circuit Optimization"],"prefix":"10.1007","author":[{"given":"Alexandre","family":"Verle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Landrault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadine","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"63_CR1","doi-asserted-by":"crossref","unstructured":"Verle, A., Michel, X., Az\u00e9mard, N., Maurine, P., Auvergne, D.: Low Power Oriented CMOS Circuit Optimization Protocol. In: DATE 2005, Munich, Germany, March 7-11, pp. 640\u2013645 (2005)","DOI":"10.1109\/DATE.2005.202"},{"key":"63_CR2","doi-asserted-by":"crossref","unstructured":"Murgai, R.: On the Global Fanout Optimization Problem. In: IWLS, Granlibakken, USA (1999)","DOI":"10.1109\/ICCAD.1999.810703"},{"key":"63_CR3","doi-asserted-by":"crossref","unstructured":"Marple, D.: Transistor Size Optimization in Tailor Layout System. In: Proc of the 26th IEEE\/ACM Design Automation Conference, June 1989, pp. 43\u201348 (1989)","DOI":"10.1145\/74382.74391"},{"issue":"5","key":"63_CR4","doi-asserted-by":"publisher","first-page":"568","DOI":"10.1109\/43.998628","volume":"21","author":"V. Sundarajan","year":"2002","unstructured":"Sundarajan, V., Sapatnekar, S.S.: Fast and Exact Transistor Sizing Based on Iterative Relaxation. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems\u00a021(5), 568\u2013581 (2002)","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems"},{"issue":"12","key":"63_CR5","doi-asserted-by":"publisher","first-page":"1292","DOI":"10.1109\/43.736569","volume":"17","author":"R. Conn","year":"1998","unstructured":"Conn, R., et al.: JiffyTune: Circuit Optimization Using Time-Domain Sensitivities. IEEE Transactions on Computer Aided Design of Integrated Circuits an Systems\u00a017(12), 1292\u20131308 (1998)","journal-title":"IEEE Transactions on Computer Aided Design of Integrated Circuits an Systems"},{"key":"63_CR6","doi-asserted-by":"crossref","unstructured":"Tennakoon, H.: Gate Sizing Using Lagrangian Relaxation Combined with a Fast Gradient-Based Pre-Processing Step. In: Proc of the IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2002, November 2002, pp. 395\u2013402 (2002)","DOI":"10.1109\/ICCAD.2002.1167564"},{"key":"63_CR7","doi-asserted-by":"crossref","unstructured":"Yu, Y.Y., Oklobdzija, V.: An Efficient Transistor Optimizer for Custom Circuits. In: Proc of IEEE International Symposium on Circuits and Systems, ISCAS 2003, May 2003, vol.\u00a05, pp. 197\u2013200 (2003)","DOI":"10.1109\/ISCAS.2003.1206230"},{"key":"63_CR8","unstructured":"R.H.J.: Planning for Performance. In: Proc of the 35th Design Automation Conference, June 1998, pp. 121\u2013126 (1998)"},{"issue":"2","key":"63_CR9","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/43.205000","volume":"12","author":"H.C. Chen","year":"1995","unstructured":"Chen, H.C., Du, D.H.C., Liu, L.R.: Critical Path Selection for Performance Optimization. IEEE trans. On CAD of Integrated Circuits and Systems\u00a012(2), 185\u2013195 (1995)","journal-title":"IEEE trans. On CAD of Integrated Circuits and Systems"},{"key":"63_CR10","doi-asserted-by":"crossref","unstructured":"Verle, A., Michel, X., Az\u00e9mard, N., Maurine, P., Auvergne, D.: Low Power Oriented CMOS Circuit Optimization Protocol. In: DATE 2005, Munich, Germany, March 7-11, pp. 640\u2013645 (2005)","DOI":"10.1109\/DATE.2005.202"},{"key":"63_CR11","volume-title":"Logical effort, designing fast cmos circuits","author":"I.E. Sutherland","year":"1999","unstructured":"Sutherland, I.E., Sproull, B., Harris, D.: Logical effort, designing fast cmos circuits. Morgan Kaufmann Publishers, Inc., San Francisco (1999)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_63.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:34:34Z","timestamp":1740540874000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_63"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11556930_63","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}