{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:09:06Z","timestamp":1725566946186},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_65","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"638-646","source":"Crossref","is-referenced-by-count":14,"title":["Power-Clock Gating in Adiabatic Logic Circuits"],"prefix":"10.1007","author":[{"given":"Philip","family":"Teichmann","sequence":"first","affiliation":[]},{"given":"J\u00fcrgen","family":"Fischer","sequence":"additional","affiliation":[]},{"given":"Stephan","family":"Henzler","sequence":"additional","affiliation":[]},{"given":"Ettore","family":"Amirante","sequence":"additional","affiliation":[]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"65_CR1","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/5.371964","volume":"83","author":"A.P. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A.P., Brodersen, R.W.: Minimizing power consumption in digital CMOS circuits. Proceedings of the IEEE\u00a083(4), 498\u2013523 (1995)","journal-title":"Proceedings of the IEEE"},{"issue":"11","key":"65_CR2","doi-asserted-by":"publisher","first-page":"1838","DOI":"10.1109\/JSSC.2003.818291","volume":"38","author":"J.W. Tschanz","year":"2003","unstructured":"Tschanz, J.W., Narendra, S.G., Ye, Y., Bloechel, B.A., Borkar, S., De, V.: Dynamic Sleep Transistor and Body Bias for Active Leakage Power Control of Microporcessors. IEEE Journal of Solid-State Circuits\u00a038(11), 1838\u20131845 (2003)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"65_CR3","doi-asserted-by":"crossref","unstructured":"Henzler, S., Nirschl, T., Skiathitis, S., Berthold, J., Fischer, J., Teichmann, P., Bauer, F., Georgakos, G., Schmitt-Landsiedel, D.: Sleep Transistor Circuits for Fine-Grained Power Switch-Off with Short Power- Down Times. In: IEEE International Solid-State Circuits Conference, p. 13 (2005)","DOI":"10.1109\/ISSCC.2005.1493989"},{"issue":"4","key":"65_CR4","doi-asserted-by":"publisher","first-page":"514","DOI":"10.1109\/4.499727","volume":"31","author":"Y. Moon","year":"1996","unstructured":"Moon, Y., Jeong, D.: An Efficient Charge Recovery Logic Circuit. IEEE Journal of Solid-State Circuits\u00a031(4), 514\u2013522 (1996)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"20","key":"65_CR5","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"S. Vetuli","year":"1996","unstructured":"Vetuli, S., Di Pascoli, L.M.: Reyneri: Positive feedback in adiabatic logic. Electronics Letters\u00a032(20), 1867\u20131869 (1996)","journal-title":"Electronics Letters"},{"key":"65_CR6","series-title":"Selected Topics of Electronics and Micromechanics","volume-title":"Adiabatic Logic in Sub-Quartermicron CMOS Technologies","author":"E. Amirante","year":"2004","unstructured":"Amirante, E.: Adiabatic Logic in Sub-Quartermicron CMOS Technologies. Selected Topics of Electronics and Micromechanics, vol.\u00a013. Shaker, Aachen (2004)"},{"key":"65_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1007\/978-3-540-39762-5_37","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"J. Fischer","year":"2003","unstructured":"Fischer, J., Amirante, E., Randazzo, F., Iannaccone, G., Schmitt-Landsiedel, D.: Reduction of the Energy Consumption in Adiabatic Gates by Optimal Transistor Sizing. In: Chico, J.J., Macii, E. (eds.) PATMOS 2003. LNCS, vol.\u00a02799, pp. 309\u2013318. Springer, Heidelberg (2003)"},{"issue":"14","key":"65_CR8","doi-asserted-by":"publisher","first-page":"689","DOI":"10.1049\/el:20020523","volume":"38","author":"A. Bargagli-Stoffi","year":"2002","unstructured":"Bargagli-Stoffi, A., Iannaccone, G., Di Pascoli, S., Amirante, E., Schmitt- Landsiedel, D.: Four-phase power clock generator for adiabatic logic ciruits. Electronics Letters\u00a038(14), 689\u2013690 (2002)","journal-title":"Electronics Letters"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_65.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:47:47Z","timestamp":1605642467000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_65"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/11556930_65","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}