{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:08:22Z","timestamp":1725566902832},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_69","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"674-683","source":"Crossref","is-referenced-by-count":2,"title":["The Optimal Wire Order for Low Power CMOS"],"prefix":"10.1007","author":[{"given":"Paul","family":"Zuber","sequence":"first","affiliation":[]},{"given":"Peter","family":"Gritzmann","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Ritter","sequence":"additional","affiliation":[]},{"given":"Walter","family":"Stechele","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"69_CR1","doi-asserted-by":"crossref","unstructured":"Boyd, S., Kim, S.J., Mohan, S.S.: Geometric Programming and its Applications to EDA Problems. Date 05 Tutorial Notes (2005)","DOI":"10.1145\/1055137.1055148"},{"key":"69_CR2","doi-asserted-by":"publisher","first-page":"1164","DOI":"10.1109\/43.945311","volume":"6","author":"J. Cong","year":"2001","unstructured":"Cong, J., Koh, C., Pan, Z.: Interconnect Sizing and Spacing with Consideration of Coupling Capacitance. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a06, 1164\u20131169 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"69_CR3","unstructured":"Embacher, W.: Analysis of Automated Power Saving Techniques using Power Compiler (TM). LIS Diploma Thesis, TU M\u00fcnchen, Germany (May 2004)"},{"key":"69_CR4","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/54.41670","volume":"6","author":"P. Groeneveld","year":"1989","unstructured":"Groeneveld, P.: Wire ordering for detailed routing. Design & Test of Computers\u00a06, 6\u201317 (1989)","journal-title":"Design & Test of Computers"},{"issue":"4","key":"69_CR5","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/5.920580","volume":"89","author":"R. Ho","year":"2001","unstructured":"Ho, R., Mai, K.W., Horowitz, M.A.: The future of wires. Proceedings Of The IEEE\u00a089(4), 490\u2013504 (2001)","journal-title":"Proceedings Of The IEEE"},{"key":"69_CR6","unstructured":"Computational Optimization Laboratory. A geometric programming solver, COPL GP (2000), Internet: http:\/\/www.stanford.edu\/~yyye\/Col.html"},{"key":"69_CR7","doi-asserted-by":"crossref","unstructured":"Macii, E., Poncino, M., Salerno, S.: Combining wire swapping and spacing for low-power deep-submicron buses. In: Proceedings of the 13th ACM Great Lakes symposium on VLSI, pp. 198\u2013202 (2003)","DOI":"10.1145\/764808.764859"},{"key":"69_CR8","unstructured":"Moiseev, K.: Net-Ordering for Optimal Circuit Timing in Nanometer Interconnect Design. CCIT Report #506, Haifa, Israel (October 2004)"},{"key":"69_CR9","unstructured":"Nabors, K.: FastCap. MIT, 1992 (2005)"},{"key":"69_CR10","volume-title":"Constrained Global Optimization: Algorithms and Applications","author":"R. Rockafellar","year":"1987","unstructured":"Rockafellar, R.: Constrained Global Optimization: Algorithms and Applications. Springer, Heidelberg (1987)"},{"key":"69_CR11","unstructured":"SIA. International Technology Roadmap for Semiconductors (2005), Internet: http:\/\/public.itrs.net"},{"key":"69_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1007\/3-540-45716-X_6","volume-title":"Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation","author":"A. Windschiegl","year":"2002","unstructured":"Windschiegl, A., Stechele, W.: Exploiting metal layer characteristics for lowpower routing. In: Hochet, B., Acosta, A.J., Bellido, M.J. (eds.) PATMOS 2002. LNCS, vol.\u00a02451, p. 55. Springer, Heidelberg (2002)"},{"key":"69_CR13","unstructured":"Zuber, P., M\u00fcller, F., Stechele, W.: Optimization Potential of CMOS Power by Wire Spacing. Lecture Notes in Informatics (2005)"},{"key":"69_CR14","unstructured":"Zuber, P., Windschiegl, A., Stechele, W.: Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization. Design, Automation & Test in Europe DATE (March 2005)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_69.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:47:47Z","timestamp":1605642467000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_69"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/11556930_69","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}