{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T05:34:37Z","timestamp":1740548077520,"version":"3.38.0"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_71","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"693-703","source":"Crossref","is-referenced-by-count":2,"title":["Temperature Dependency in UDSM Process"],"prefix":"10.1007","author":[{"given":"B.","family":"Lasbouygues","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robin","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nadine","family":"Az\u00e9mard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Maurine","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"71_CR1","volume-title":"Physics of semiconductor devices","author":"S.M. Sze","year":"1983","unstructured":"Sze, S.M.: Physics of semiconductor devices. Wiley, Chichester (1983)"},{"key":"71_CR2","unstructured":"Park, C., et al.: Reversal of temperature dependence of integrated circuits operating at very low voltages. In: Proc. IEDM conference, pp. 71\u201374 (1995)"},{"key":"71_CR3","unstructured":"Synopsys Inc., Scalable Polynomial Delay And Power Model, Rev 5 (October 2002)"},{"issue":"11","key":"71_CR4","doi-asserted-by":"publisher","first-page":"1352","DOI":"10.1109\/TCAD.2002.804088","volume":"21","author":"P. Maurine","year":"2002","unstructured":"Maurine, P., et al.: Transition time modeling in deep submicron CMOS. IEEE Trans. on Computer Aided Design\u00a021(11), 1352\u20131363 (2002)","journal-title":"IEEE Trans. on Computer Aided Design"},{"key":"71_CR5","unstructured":"Lasbouygues, B., et al.: Continuous representation of the performance of a CMOS library. In: European Solid-State Circuits, ESSIRC 2003 Conf., September 16-18, pp. 595\u2013598 (2003)"},{"key":"71_CR6","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T. Sakurai","year":"1990","unstructured":"Sakurai, T., Newton, A.R.: Alpha-power model, and its application to CMOS inverter delay and other formulas. J. Solid State Circuits\u00a025, 584\u2013594 (1990)","journal-title":"J. Solid State Circuits"},{"key":"71_CR7","first-page":"646","volume":"29","author":"K.O. Jeppson","year":"1994","unstructured":"Jeppson, K.O.: Modeling the Influence of the Transistor Gain Ratio and the Input-to-Output Coupling Capacitance on the CMOS Inverter Delay. IEEE JSSC\u00a029, 646\u2013654 (1994)","journal-title":"IEEE JSSC"},{"key":"71_CR8","doi-asserted-by":"crossref","unstructured":"Daga, J.M., Ottaviano, E., Auvergne, D.: Temperature effect on delay for low voltage applications. In: Design Automation and Test in Europe, Paris, February 23-26, pp. 680\u2013685 (1998)","DOI":"10.1109\/DATE.1998.655931"},{"key":"71_CR9","doi-asserted-by":"crossref","unstructured":"Power, J.A., et al.: An Investigation of MOSFET Statistical and Temperature Effects. In: IEEE Int. Conf. on Microelectronic & Test Structures, March 1992, vol.\u00a05, pp. 202\u2013207 (1992)","DOI":"10.1109\/ICMTS.1992.185970"},{"issue":"2","key":"71_CR10","first-page":"147","volume":"30","author":"A. Osman","year":"1995","unstructured":"Osman, A., et al.: An Extended Tanh Law MOSFET Model for High Temperature Circuit Simulation. IEEE JSSC\u00a030(2), 147\u2013150 (1995)","journal-title":"IEEE JSSC"},{"issue":"8","key":"71_CR11","doi-asserted-by":"publisher","first-page":"947","DOI":"10.1109\/4.400439","volume":"30","author":"S.-W. Sun","year":"1995","unstructured":"Sun, S.-W., Tsui, P.G.Y.: Limitations of CMOS Supply-Voltage scaling by MOSFET threshold voltage variation. IEEE J. of Solid State Circuits\u00a030(8), 947\u2013949 (1995)","journal-title":"IEEE J. of Solid State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_71.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,26]],"date-time":"2025-02-26T03:35:00Z","timestamp":1740540900000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_71"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/11556930_71","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}