{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T20:09:07Z","timestamp":1725566947279},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290131"},{"type":"electronic","value":"9783540320807"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11556930_9","type":"book-chapter","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T01:18:41Z","timestamp":1285723121000},"page":"79-88","source":"Crossref","is-referenced-by-count":3,"title":["Optimizing the Configuration of Dynamic Voltage Scaling Points in Real-Time Applications"],"prefix":"10.1007","author":[{"given":"Huizhan","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuejun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"9_CR1","unstructured":"ITRS, International Technology Roadmap for Semiconductors, Edition, Can get (2003), from \n                    \n                      http:\/\/public.itrs.net"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Lahiri, K.: Battery-Driven System Design: A New Frontier in Low Power Design. In: ASP-DAC\/VLSI Design 2002, Bangalore, India, January 07-11 (2002)","DOI":"10.1109\/ASPDAC.2002.994932"},{"key":"9_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1007\/3-540-44467-X_20","volume-title":"High Performance Computing - HiPC 2000","author":"T. Mudge","year":"2000","unstructured":"Mudge, T.: Power: A First Class Design Constraint for Future Architectures. In: Prasanna, V.K., Vajapeyam, S., Valero, M. (eds.) HiPC 2000. LNCS, vol.\u00a01970, pp. 215\u2013224. Springer, Heidelberg (2000)"},{"key":"9_CR4","doi-asserted-by":"crossref","unstructured":"Burd, T., Pering, T., Stratakos, A., Brodersen, R.: A Dynamic Voltage Scaled Microprocessor System. In: Proc. of IEEE International Solid-State Circuits Conference, pp. 294\u2013295 (2000)","DOI":"10.1109\/ISSCC.2000.839787"},{"key":"9_CR5","doi-asserted-by":"crossref","unstructured":"Aydin, H., Melhem, R., Mosse, D., Alvarez, P.M.: Power-Aware Scheduling for Periodic Real-Time Tasks. IEEE Transactions On Computers\u00a053(5) (May 2004)","DOI":"10.1109\/TC.2004.1275298"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Okuma, T., Ishihara, T., Yasuura, H.: Real-Time Task Scheduling for a Variable Voltage Processor. In: Proc. of International Symposium On System Synthesis, pp. 24\u201329 (1999)","DOI":"10.1109\/ISSS.1999.814256"},{"issue":"7","key":"9_CR7","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TPDS.2003.1214320","volume":"14","author":"D. Zhu","year":"2003","unstructured":"Zhu, D., Melhem, R., Childers, B.R.: Scheduling with Dynamic Voltage\/Speed Adjustment Using Slack Reclamation in Multi-Processor Real-Time Systems. IEEE Trans. on Parallel & Distributed Systems\u00a014(7), 686\u2013700 (2003)","journal-title":"IEEE Trans. on Parallel & Distributed Systems"},{"key":"9_CR8","unstructured":"Shin, D., Lee, S., Kim, J.: Intra-Task Voltage Scheduling for Low- Energy Hard Real-Time Applications. In: IEEE Design & Test of Computers (March 2001)"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Lee, S., Sakurai, T.: Run-Time Voltage Hopping for Low-Power Real-Time Systems. In: Proc. of Design Automation Conference, pp. 806\u2013809 (2000)","DOI":"10.1145\/337292.337785"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"AbouGhazaleh, N., Mosse, D., Childers, B.R., Melhem, R., Craven, M.: Collaborative Operating System and Compiler Power Management for Real-Time Applications. In: Proc. of The Real-time Technology and Application Symposium, RTAS, Toronto, Canada (May 2003)","DOI":"10.1109\/RTTAS.2003.1203045"},{"key":"9_CR11","unstructured":"Shin, D., Kim, J.: Look-ahead Intra-Task Voltage Scheduling Using Data Flow Information. In: Proc. ISOCC, October 2004, pp. 148\u2013151 (2004)"},{"key":"9_CR12","volume-title":"A Review of Worst-Case Execution-Time Analysis (Editorial)","author":"P. Puscher","year":"1999","unstructured":"Puscher, P., Burns, A.: A Review of Worst-Case Execution-Time Analysis (Editorial). Kluwer Academic Pubilishers, Dordrecht (September 24, 1999)"},{"key":"9_CR13","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1007\/978-1-4419-9292-5_3","volume-title":"Compilers and operating systems for low power","author":"N. AbouGhazaleh","year":"2003","unstructured":"AbouGhazaleh, N., Mosse, D., Childers, B.R., Melhem, R.: Toward the placement of power management points in real-time applications. In: Compilers and operating systems for low power, pp. 37\u201352. Kluwer Academic Publishers, Norwell (2003) ISBN: 1-4020-7573-1"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11556930_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:08:21Z","timestamp":1619507301000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11556930_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290131","9783540320807"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/11556930_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}