{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T18:10:08Z","timestamp":1736014208646,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540290315"},{"type":"electronic","value":"9783540320791"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11557654_27","type":"book-chapter","created":{"date-parts":[[2005,10,4]],"date-time":"2005-10-04T13:59:18Z","timestamp":1128434358000},"page":"213-222","source":"Crossref","is-referenced-by-count":2,"title":["Memory Subsystem Characterization in a 16-Core Snoop-Based Chip-Multiprocessor Architecture"],"prefix":"10.1007","author":[{"given":"Francisco J.","family":"Villa","sequence":"first","affiliation":[]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9 M.","family":"Garc\u00eda","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In: Proc. of 27th Int\u2019l Symp. on Computer Architecture, pp. 282\u2013293 (2000)","key":"27_CR1","DOI":"10.1145\/339647.339696"},{"key":"27_CR2","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1109\/40.848474","volume":"20","author":"L. Hammond","year":"2000","unstructured":"Hammond, L., Hubbert, B.A., Siu, M., Prabhu, M.K., Chen, M., Olukotun, K.: The Stanford Hydra CMP. IEEE Micro\u00a020, 71\u201384 (2000)","journal-title":"IEEE Micro"},{"key":"27_CR3","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., Sinharoy, B., Tendler, J.M.: IBM Power5 Chip: A Dual-Core Multithreaded Processor. IEEE Micro\u00a024, 40\u201347 (2004)","journal-title":"IEEE Micro"},{"unstructured":"Krewell, K.: UltraSPARC IV Mirrors Predecessor. Micro. Report, pp. 1-3 (2003)","key":"27_CR4"},{"key":"27_CR5","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/2.982915","volume":"35","author":"C.J. Hughes","year":"2002","unstructured":"Hughes, C.J., Pai, V.S.P., Ranganathan, P., Adve, S.V.: RSIM: Simulating Shared-Memory Multiprocessors with ILP Proccesors. IEEE Computer\u00a035, 68\u201376 (2002)","journal-title":"IEEE Computer"},{"doi-asserted-by":"crossref","unstructured":"Moshovos, A., Memik, G., Falsafi, B., Choudhary, A.: JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers. In: Proc. of 7th Int\u2019l Symp. on High-Performance Computer Architecture, pp. 85\u201396 (2001)","key":"27_CR6","DOI":"10.1109\/HPCA.2001.903254"},{"unstructured":"Ekman, M., Dahlgren, F., Stenstr\u00f6m, P.: Evaluation of Snoop-Energy Reduction Techniques for Chip-Multiprocessors. In: Proc. of 1st Workshop on Duplicating, Deconstructing and Debunking, pp. 2\u201311 (2002)","key":"27_CR7"},{"doi-asserted-by":"crossref","unstructured":"Beckmann, B., Wood, D.: Managing Wire Delay in Large Chip-Multiprocessor Caches. In: Proc. of 37th Int\u2019l Symp. on Microarchitecture, pp. 319\u2013330 (2004)","key":"27_CR8","DOI":"10.1109\/MICRO.2004.21"},{"unstructured":"Liu, C., Sivasubramaniam, A., Kandemir, M.: Organizing the Last Line of Defense before Hitting the Memory Wall for CMPs. In: Proc. of 10th Int\u2019l Symp. on High Performance Computer Architecture, pp. 176\u2013185 (2004)","key":"27_CR9"},{"doi-asserted-by":"crossref","unstructured":"Takahasi, M., Takano, H., Kaneko, E., Suzuki, S.: A Shared-bus Control Mechanism and a Cache Coherence Protocol for a High-performance On-chip Multiprocessor. In: Proc. of 2nd Int\u2019l Conference on High-Performance Computer Architecture, pp. 314\u2013322 (1996)","key":"27_CR10","DOI":"10.1109\/HPCA.1996.501196"},{"doi-asserted-by":"crossref","unstructured":"Hammond, L., Willey, M., Olukotun, K.: Data Speculation Support for a Chip Multiprocessor. In: Proc. of the 8th Int\u2019l Symp. on Architectural Support for Parallel Languages and Operating Systems, pp. 58\u201369 (1998)","key":"27_CR11","DOI":"10.21236\/ADA419653"},{"key":"27_CR12","doi-asserted-by":"publisher","first-page":"866","DOI":"10.1109\/12.795218","volume":"48","author":"V. Krishnan","year":"1999","unstructured":"Krishnan, V., Torrellas, J.: A Chip-Multiprocessor Architecture with Speculative Multithreading. IEEE Transactions On Computers\u00a048, 866\u2013880 (1999)","journal-title":"IEEE Transactions On Computers"},{"doi-asserted-by":"crossref","unstructured":"Steffan, J.G., Colohan, C.B., Zhai, A., Mowry, T.C.: A Scalable Approach to Thread-Level Speculation. In: Proc. of 27th Int\u2019l Symp. on Computer Architecture, pp. 1\u201312 (2000)","key":"27_CR13","DOI":"10.1145\/339647.339650"},{"doi-asserted-by":"crossref","unstructured":"Yanagawa, Y., Hung, L.D., Iwama, C., Barli, N.D., Sakai, S., Tanaka, H.: Complexity Analysis of A Cache Controller for Speculative Multithreading Chip Multiprocessors. In: Proc. of 10th Int\u2019l Conference on High Performance Computing, pp. 393\u2013404 (2003)","key":"27_CR14","DOI":"10.1007\/978-3-540-24596-4_42"},{"key":"27_CR15","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"D.E. Culler","year":"1999","unstructured":"Culler, D.E., Singh, J.P., Gupta, A.: Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann Publishers, Inc., San Francisco (1999)"},{"doi-asserted-by":"crossref","unstructured":"Sweazey, P., Smith, A.J.: A Class of Compatible Cache Consistency Protocols and their Support by the IEEE Futurebus. In: Proc. of 13th Int\u2019l Symp. on Computer Architecture, pp. 414\u2013423 (1986)","key":"27_CR16","DOI":"10.1145\/17356.17404"},{"doi-asserted-by":"crossref","unstructured":"Charlesworth, A.: The Sun Fireplane Interconnect. In: Proc. of SC2001 High Performance Networking and Computing Conference, pp. 1\u201314 (2001)","key":"27_CR17","DOI":"10.1145\/582034.582041"},{"doi-asserted-by":"crossref","unstructured":"Woo, S.C., Ohara, M., Torrie, E., Singh, J.P., Gupta, A.: The SPLASH-2 programs: Characterization and Methodological Considerations. In: Proc. of 22nd Int\u2019l Symp. on Computer Architecture, pp. 24\u201336 (1995)","key":"27_CR18","DOI":"10.1145\/223982.223990"},{"doi-asserted-by":"crossref","unstructured":"Culler, D.E., Dusseau, A., Goldstein, S.C., Krishnamurthy, A., Lumetta, S., Luna, S., von Eicken, T., Yelick, K.: Parallel Programming in Split-C. In: Proc. of Int\u2019l SC1993 High Performance Networking and Computing Conference, pp. 262\u2013273 (1993)","key":"27_CR19","DOI":"10.1145\/169627.169724"},{"doi-asserted-by":"crossref","unstructured":"Mukherjee, S.S., Sharma, S.D., Hill, M.D., Larus, J.R., Rogers, A., Saltz, L.: Efficient Support for Irregular Applications on Distributed-Memory Machines. In: Proc. of 5th Int\u2019l Symp. on Principles and Practice of Parallel Programing, pp. 68\u201379 (1995)","key":"27_CR20","DOI":"10.1145\/209936.209945"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing and Communications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11557654_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T17:28:07Z","timestamp":1736011687000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11557654_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540290315","9783540320791"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/11557654_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}