{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:37:02Z","timestamp":1725550622579},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540291053"},{"type":"electronic","value":"9783540320302"}],"license":[{"start":{"date-parts":[[2005,1,1]],"date-time":"2005-01-01T00:00:00Z","timestamp":1104537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11560548_27","type":"book-chapter","created":{"date-parts":[[2005,10,6]],"date-time":"2005-10-06T05:38:22Z","timestamp":1128577102000},"page":"340-344","source":"Crossref","is-referenced-by-count":1,"title":["Behavior-RTL Equivalence Checking Based on Data Transfer Analysis with Virtual Controllers and Datapaths"],"prefix":"10.1007","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Kuehlmann, A., Krohm, F.: Equivalence Checking Using Cuts and Heaps. In: Proceedings of the 34th ACM\/IEEE Design Automation Conference 1997 (1997)","DOI":"10.1145\/266021.266090"},{"key":"27_CR2","doi-asserted-by":"crossref","unstructured":"Fujita, M.: On equivalence checking between behavioral and RTL descriptions. In: HLDVT 2004 (November 2004); Also see \n                    \n                      http:\/\/www.cad.t.u-tokyo.ac.jp\n                    \n                    \n                   (for more reference)","DOI":"10.1109\/HLDVT.2004.1431267"},{"key":"27_CR3","unstructured":"Weiser, M.: Program slices: Formal, psychological, and practical investigations of an automatic program abstraction. PhD thesis, University of Michigan (1979)"},{"key":"27_CR4","unstructured":"Tanabe, K., Sasaki, S., Fujita, M.: Program slicing for system level designs in SpecC. In: IASTED Conference on Advances in Computer Science and Technology (November 2004)"},{"key":"27_CR5","unstructured":"SoC Environment, University of California, Irvine, \n                    \n                      http:\/\/www.cecs.uci.edu\/~cad\/sce.html"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11560548_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T13:38:23Z","timestamp":1558273103000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11560548_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540291053","9783540320302"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/11560548_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}