{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T20:10:28Z","timestamp":1736021428170,"version":"3.32.0"},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540291053"},{"type":"electronic","value":"9783540320302"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11560548_29","type":"book-chapter","created":{"date-parts":[[2005,10,6]],"date-time":"2005-10-06T09:38:22Z","timestamp":1128591502000},"page":"349-353","source":"Crossref","is-referenced-by-count":0,"title":["Acceleration of SAT-Based Iterative Property Checking"],"prefix":"10.1007","author":[{"given":"Daniel","family":"Gro\u00dfe","sequence":"first","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"29_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1007\/3-540-49059-0_14","volume-title":"Tools and Algorithms for the Construction of Analysis of Systems","author":"A. Biere","year":"1999","unstructured":"Biere, A., Cimatti, A., Clarke, E., Zhu, Y.: Symbolic model checking without BDDs. In: Cleaveland, W.R. (ed.) TACAS 1999. LNCS, vol.\u00a01579, pp. 193\u2013207. Springer, Heidelberg (1999)"},{"key":"29_CR2","doi-asserted-by":"crossref","unstructured":"Gro\u00dfe, D., Drechsler, R.: CheckSyC: An efficient property checker for RTL SystemC designs, pp. 4167\u20134170 (2005)","DOI":"10.1109\/ISCAS.2005.1465549"},{"key":"29_CR3","doi-asserted-by":"crossref","unstructured":"Moskewicz, M.W., Madigan, C.F., Zhao, Y., Zhang, L., Malik, S.: Chaff: Engineering an efficient SAT solver. In: Design Automation Conf., pp. 530\u2013535 (2001)","DOI":"10.1145\/378239.379017"},{"key":"29_CR4","doi-asserted-by":"crossref","unstructured":"Shtrichman, O.: Pruning techniques for the SAT-based bounded model checking problem, pp. 58\u201370 (2001)","DOI":"10.1007\/3-540-44798-9_4"},{"key":"29_CR5","doi-asserted-by":"crossref","unstructured":"Winkelmann, K., Trylus, H.-J., Stoffel, D., Fey, G.: A cost-efficient block verification for a UMTS up-link chip-rate coprocessor. In: Design, Automation and Test in Europe, vol.\u00a01, pp. 162\u2013167 (2004)","DOI":"10.1109\/DATE.2004.1268843"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11560548_29.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T19:51:39Z","timestamp":1736020299000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11560548_29"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540291053","9783540320302"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/11560548_29","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}