{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:11:31Z","timestamp":1758892291783},"publisher-location":"Berlin, Heidelberg","reference-count":5,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540291053"},{"type":"electronic","value":"9783540320302"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11560548_34","type":"book-chapter","created":{"date-parts":[[2005,10,6]],"date-time":"2005-10-06T05:38:22Z","timestamp":1128577102000},"page":"371-375","source":"Crossref","is-referenced-by-count":2,"title":["High-Level Modelling, Analysis, and Verification on FPGA-Based Hardware Design"],"prefix":"10.1007","author":[{"given":"Petr","family":"Matou\u0161ek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ale\u0161","family":"Smr\u010dka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tom\u00e1\u0161","family":"Vojnar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"34_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1007\/3-540-44585-4_34","volume-title":"Computer Aided Verification","author":"A. Bouajjani","year":"2001","unstructured":"Bouajjani, A., Collomb-Annichini, A., Sighireanu, M.: TReX: A tool for Reachability Analysis of Complex Systems. In: Berry, G., Comon, H., Finkel, A. (eds.) CAV 2001. LNCS, vol.\u00a02102, p. 368. Springer, Heidelberg (2001)"},{"key":"34_CR2","unstructured":"Hole\u010dek, J., Kratochv\u00edla, T., Reh\u00e1k, V., \u0160afr\u00e1nek, D., Sime\u010dek, P.: How to Formalize FPGA Hardware Design. Technical Report 4\/2004, CESNET (October 2004)"},{"key":"34_CR3","doi-asserted-by":"crossref","unstructured":"Matou\u0161ek, P., Smr\u010dka, A., Vojnar, T.: High-Level Modeling, Analysis, and Verification of Scampi2. Technical report, CESNET (2005) (to appear)","DOI":"10.1007\/11560548_34"},{"key":"34_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-45234-8_96","volume-title":"Field Programmable Logic and Application","author":"J. Novotn\u00fd","year":"2003","unstructured":"Novotn\u00fd, J., Fu\u010d\u00edk, O., Anto\u0161, D.: Project of IPv6 Router with FPGA Hardware Accelerator. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol.\u00a02778. Springer, Heidelberg (2003)"},{"key":"34_CR5","unstructured":"Pettersson, P., Larsen, K.G.: Uppaal2k. In: Bulletin of the European Association for Theoretical Computer Science"}],"container-title":["Lecture Notes in Computer Science","Correct Hardware Design and Verification Methods"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11560548_34.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T14:50:28Z","timestamp":1605624628000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11560548_34"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540291053","9783540320302"],"references-count":5,"URL":"https:\/\/doi.org\/10.1007\/11560548_34","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}