{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:38:56Z","timestamp":1725550736039},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540296430"},{"type":"electronic","value":"9783540321088"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1007\/11572961_12","type":"book-chapter","created":{"date-parts":[[2005,10,18]],"date-time":"2005-10-18T11:06:07Z","timestamp":1129633567000},"page":"131-142","source":"Crossref","is-referenced-by-count":2,"title":["A Power-Efficient Processor Core for Reactive Embedded Applications"],"prefix":"10.1007","author":[{"given":"Lei","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morteza","family":"Biglari-Abhari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zoran","family":"Salcic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Antoniotti, M., Ferrari, A., Lavagno, L., Sangiovanni-Vincentelli, A., Sentovich, E.: Embedded system design specification: merging reactive control and data computation. In: Proceedings of the 40th IEEE Conference on Decision and Control, vol.\u00a04, pp. 3302\u20133307 (2001)","DOI":"10.1109\/CDC.2001.980331"},{"key":"12_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"945","DOI":"10.1007\/3-540-46117-5_97","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"Z. Salcic","year":"2002","unstructured":"Salcic, Z., Roop, P., Biglari-Abhari, M., Bigdeli, A.: Reflix: A processor core for reactive embedded applications. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 945\u2013954. Springer, Heidelberg (2002)"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Roop, P.S., Salcic, Z., Biglari-Abhari, M., Bigdeli, A.: A new reactive processor with architectural support for control dominated embedded systems. In: Proceedings of 16th International Conference on VLSI Design, pp. 189\u2013194 (2003)","DOI":"10.1109\/ICVD.2003.1183135"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Roop, P.S., Salcic, Z., Dayaratne, M.W.S.: Towards direct execution of esterel programs on reactive processors. In: Proceedings of the 4th ACM International Conference on Embedded Software, Pisa, Italy (2004)","DOI":"10.1145\/1017753.1017793"},{"key":"12_CR5","unstructured":"Berry, G.: The Exterel v5 Language Primer (2000)"},{"key":"12_CR6","unstructured":"Hui, D.: A reactive micro-architecture with task level concurrency support. Master\u2019s thesis, Dept. of Electrical and Computer Engineering, University of Auckland (2004)"},{"key":"12_CR7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-1421-3","volume-title":"Low-energy FPGAs : architecture and design","author":"V. George","year":"2001","unstructured":"George, V., Rabaey, J.M.: Low-energy FPGAs: architecture and design. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"12_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"312","DOI":"10.1007\/3-540-46117-5_33","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"K.K.W. Poon","year":"2002","unstructured":"Poon, K.K.W., Yan, A., Wilton, S.J.E.: A flexible power model for fpgas. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 312\u2013321. Springer, Heidelberg (2002)"},{"key":"12_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1007\/3-540-46117-5_34","volume-title":"Field-Programmable Logic and Applications. Reconfigurable Computing Is Going Mainstream","author":"O. Cadenas","year":"2002","unstructured":"Cadenas, O., Megson, G.: A clocking technique with power savings in virtex-based pipelined designs. In: Glesner, M., Zipf, P., Renovell, M. (eds.) FPL 2002. LNCS, vol.\u00a02438, pp. 322\u2013331. Springer, Heidelberg (2002)"},{"key":"12_CR10","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1109\/92.766754","volume":"7","author":"C.A. Papachristou","year":"1999","unstructured":"Papachristou, C.A., Nourani, M., Spining, M.: A multiple clocking scheme for low-power rtl design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a07, 266\u2013276 (1999)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Xunwei, W., Pedram, M.: Low power sequential circuit design using priority encoding and clock gating. In: Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED 2000), pp. 143\u2013148 (2000)","DOI":"10.1109\/LPE.2000.155268"},{"key":"12_CR12","doi-asserted-by":"publisher","first-page":"812","DOI":"10.1109\/TVLSI.2004.831468","volume":"12","author":"P. Petrov","year":"2004","unstructured":"Petrov, P., Orailogulu, A.: Low-power instruction bus encoding for embedded processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012, 812\u2013826 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"12_CR13","doi-asserted-by":"publisher","first-page":"573","DOI":"10.1109\/TVLSI.2004.827569","volume":"12","author":"N. Chabini","year":"2004","unstructured":"Chabini, N., Wolf, W.: Reducing dynamic power consumption in synchronous sequential digital designs using retiming and supply voltage scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a012, 573\u2013589 (2004)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"Hashimoto, M., Onoedera, H., Tamaru, K.: Input reordering for power and delay optimization. In: Proceedings of Tenth Annual IEEE International ASIC Conference and Exhibit, pp. 194\u2013199 (1997)","DOI":"10.1109\/ASIC.1997.617004"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Salcic, Z., Hui, D., Roop, P., Biglari-Abhari, M.: Remic - design of a reactive embedded microprocessor core. In: Proceedings of ASP-DAC (2005)","DOI":"10.1109\/ASPDAC.2005.1466503"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Yang, L.: Low-power implementation of a processor core with architectural support for reactive embedded applications. Master\u2019s thesis, Dept. of Electrical and Computer Engineering, University of Auckland (2005)","DOI":"10.1007\/11572961_12"},{"key":"12_CR17","unstructured":"Altera: Cyclone Handbook, Chapter 6, Using PLL in Cyclone Device (2004), http:\/\/www.altera.com\/literature\/hb\/cyc\/cyc_c51006.pdf"}],"container-title":["Lecture Notes in Computer Science","Advances in Computer Systems Architecture"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/11572961_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,17]],"date-time":"2020-11-17T19:55:38Z","timestamp":1605642938000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/11572961_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"ISBN":["9783540296430","9783540321088"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/11572961_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2005]]}}}